A New and Adaptive Power Gating Technique in Full Adder

Abhishek Nag, Arka Chakraborty, Vivek Kumar Singh, Sambhu Nath Pradhan

2024

Abstract

Power gating has proven to be one of the more effective techniques of reducing leakage power in VLSI Circuits and systems. This paper introduces a new and dynamic power gating strategy in Full adder circuits. The proposed method creatively uses sleep transistors to turn off the main Adder circuit only for specific input combinations, saving standby power. The designed Adder circuits are based on static CMOS logic, and are simulated in CADENCE Virtuoso tool at 45 nm technology. The simulation results indicated a maximum leakage power savings of 74% and total power savings of 33.6% after implementation of the proposed technique, with a nominal increase in area overhead and delay. abstract should summarize the contents of the paper and should contain at least 70 and at most 200 words. It should be set in 9-point font size, justified and should have a hanging indent of 2-centimenter. There should be a space before of 12-point and after of 30-point.

Download


Paper Citation


in Harvard Style

Nag A., Chakraborty A., Singh V. and Pradhan S. (2024). A New and Adaptive Power Gating Technique in Full Adder. In Proceedings of the 1st International Conference on Cognitive & Cloud Computing - Volume 1: IC3Com; ISBN 978-989-758-739-9, SciTePress, pages 99-105. DOI: 10.5220/0013320700004646


in Bibtex Style

@conference{ic3com24,
author={Abhishek Nag and Arka Chakraborty and Vivek Kumar Singh and Sambhu Nath Pradhan},
title={A New and Adaptive Power Gating Technique in Full Adder},
booktitle={Proceedings of the 1st International Conference on Cognitive & Cloud Computing - Volume 1: IC3Com},
year={2024},
pages={99-105},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0013320700004646},
isbn={978-989-758-739-9},
}


in EndNote Style

TY - CONF

JO - Proceedings of the 1st International Conference on Cognitive & Cloud Computing - Volume 1: IC3Com
TI - A New and Adaptive Power Gating Technique in Full Adder
SN - 978-989-758-739-9
AU - Nag A.
AU - Chakraborty A.
AU - Singh V.
AU - Pradhan S.
PY - 2024
SP - 99
EP - 105
DO - 10.5220/0013320700004646
PB - SciTePress