ECG Pattern Recognition and Beat Classification using Internet of Things and Hardware Acceleration on ZynQ (SOC) Platform with High Performance Computational PCIe Protocol

Vijendra V.¹, Meghana Kulkarni¹ and Rajesh Murgan²

¹Center for PG Studies, Dept. of VLSI Design & Embedded Systems, Visvesvaraya Technological University, Belgaum, Karnataka, India ²CoreEL Technologies (I) Pvt Ltd, Bangalore, India

- Keywords: ZynQ System on Chip (SoC), Internet of Things (IoT), Think Speak Cloud, Object Identification, Dynamic Reconfigure Port (DRP), Transmission Control Protocol/Internet Protocol, Peripheral Component Interconnect Express (PCIe), Direct Memory Access.
- Abstract: The ECG signals plays an important vital role in Diagnostics Systems. The Real time Hardware Implementation Provides Accuracy, speed, Beat classification, predictivity and diagnostics of the system Interpretation and classification The ECG Signal extraction from sensor and Processing on the Zynq SoC Platform and Imported on to the cloud in involves three Steps: i) Real time data fetch from the Sensor device ii) Pushing on to the Cloud uproot Using TCP/IP Protocol iii) Cloud IDE Processing Using SDAccel openCL language with Amazon FPGA Image (AFI) on Virtual servers with the help of openCL/C++ libraries, Xilinx SDx Environments and virtual JTAG interfaces on Xilinx Virtex Ultrascale Plus Board(VU9P) low profile PCIe accelerated Board.

1 INTRODUCTION

ECG signal are important for detection of crucial heart diseases and Continues monitoring system will help in identification of prolonged chest pain and other related diseases like heart attack stages and their Symptoms. There are different diagnostics systems like holter monitor, traditional diagnostics systems.

ECG beat annotation signals provides the information on chemical imbalance, prolonged medication and drug addictions. There are different algorithm like Partial swam Optimization (PSO), Fuzzy models, ANFIS provides that better analysis and realistic outputs.

2 METHODOLOGY

- 1. IoT Based ECG Analog input signal from XADC port or using sensors Temperature transmission using ZynQ Board
- 2. Loading the ECG Signals from SDcard (Standalone) from ThingSpeak Cloud
- 3. Transmitting Through the UDP Port

- 4. Processing the ECG Signals from Python Yolo frame work and Filtering the ECG Signals.
- 5. DMA using PCIe Implementation Using Xilinx Vivado IP based design and SDK Environment.
- 6. Cloud IDE Processing Using SDAccel openCL language with Amazon FPGA Image (AFI).
- 7. Virtual servers with the help of openCL/C++ libraries, Xilinx SDx Environments and virtual JTAG interfaces on Xilinx Virtex Ultrascale Plus Board(VU9P) low profile PCIe accelerated Board.



Copyright © 2019 by SCITEPRESS - Science and Technology Publications, Lda. All rights reserved

261

V., V., Kulkarni, M. and Murgan, R.

ECG Pattern Recognition and Beat Classification using Internet of Things and Hardware Acceleration on ZynQ (SOC) Platform with High Performance Computational PCIe Protocol DOI: 10.5220/0007576902610268

In Proceedings of the 12th International Joint Conference on Biomedical Engineering Systems and Technologies (BIOSTEC 2019), pages 261-268 ISBN: 978-989-758-353-7

2.1 Operations

i) XADC performs Analog to Digital Conversion, ii) Measure the Onchip Temperatures and Voltages, iii) Set alarms for performance.

2.2 Interface Supports

- AXI4 lite
- Dynamic Reconfigurable Port (DRP)
- AXI Stream

Loading the ECG signals in Analog Sim options in DRP Timing panel, You can able to load the CSV or text file consists of Integer values.

The Re-customization of XADC Wizard Consists of two ADC Converts in that one for Temperature sensor and another for External Analog ECG signals and Multiplexed with 12-bit 1MSPS resolution of data conversion and loading on to the Registers banks

The Sensors will detect the On chip temperatures, Voltages of the Chip, Dual 12 bit 1MSPS XADC port (Analog to Digital Converter) as Vp_0, Vn_0, Vauxp[0], Vauxn[0] and Voltage Sensor pins. XADC in Zynq 7000 series will have different sensors to Check Voltages and Temperature of the chip die. Zynq SoC will have different banks, in that XADC pins are located in Bank 0. Dynamic Reconfigure Port via interface to JTAG to download the bit file. The Block of XADC port as shown below in figure 1.



Figure 1: Block diagram of XADC wizard.

The Entire Implementation of ECG Beat Annotation signals and their Classification Using Yolo framework using Bayesian classifier.

The ECG signals conversion using Xilinx Vivado tool with Zynq SOC Platform for Implementation. I) Zynq Processor acts like master and rest acts like Peripherals AXI4 Lite, XADC wizard, On top of it Application code to check the ECG Beat annotation signals.

Xilinx Vivado software is used for Implementation with IP block design, Conversion of IP design into RTL code using HDL wrappers, shown below figure 2.



Figure 2: Block design Implementation.

Zynq SOC 7000 series ZedBoard act like a prototyping devices. Where Synthesis, Implement the design and Generate the bit file to download on to the Board.

The IP Based design acts like a building block on the top OS we need to write an application code Ccode to build the SOC system, ECG Pattern Recognition and Beat Classification using Internet of Things and Hardware Acceleration on ZynQ (SOC) Platform with High Performance Computational PCIe Protocol

The Program Code as follows-

Application Code: #include <stdio.h> #include "platform.h" #include "xsysmon.h" #defineSYSMON DEVICE ID XPAR SYSMON 0 DEVICE ID #define XSysMon RawToExtVoltage(AdcData) \ ((((float)(AdcData))*(1.0f))/65536.0f) //(ADC 16bit result)/16/4096 = (ADC 16bit result)/65536 // voltage value = (ADC 16bit result)/65536 * 1Volt static XSysMon SysMonInst; //a sysmon instance static int SysMonFractionToInt(float FloatNum); int main() u8 SeqMode; u32 TempRawData, VccIntRawData, ExtVolRawData, i; float TempData, VccIntData, ExtVolData; int xStatus: XSysMon Config *SysMonConfigPtr; XSysMon *SysMonInstPtr = &SysMonInst; init platform(); print("Hello World\n\r"); SysMonConfigPtr XSysMon LookupConfig(SYSMON DEVICE ID) if(SysMonConfigPtr NULL) printf("LookupConfig FAILURE\n\r"); xStatus = XSysMon CfgInitialize(SysMonInstPtr, SysMonConfigPtr,SysMonConfigPtr->BaseAddress) if(XST_SUCCESS != xStatus) printf("CfgInitialize FAILED\r\n"); XSysMon GetStatus(SysMonInstPtr); // Clear the old status while(1) { //wait until EOS activated while ((XSysMon GetStatus(SysMonInstPtr) & XSM SR EOS MASK) I =XSM_SR_EOS_MASK); TempRawData = XSysMon GetAdcData(SysMonInstPtr, XSM_CH_TEMP);//Read the on-chip Temperature Data TempData = XSysMon RawToTemperature(TempRawData); printf("\r\nThe Current Temperature is %0d.%03d Centigrades.\r\n", (int)(TempData), SysMonFractionToInt(TempData)); Synthesis output as shown in the figure 3.



Figure 3: Hardware Implementation in PS section.

The Implementation stage the Utilization of area and Power Consumption reports. XADC banking regions shown in figure 3.



Figure 4: Application code in SDK platform.

The C-Code Implemented on Xilinx SDK Platform as shown above and the Communication using JTAG Port.

The Serial Terminal using Board rate as 115200, we can able to communicate the design Analog ECG signals and Print on the XADC ICAP Port.

ω (⊐ <i>=</i> γ •	U	E systemation	Sharennun an	The manual of	 	
COM149:11	5200baud - Tera 1	Term VT				٥	23
File Edit Set	tup Control W	indow H	Help				
he Current he Current he Current he Current he Current	Temperature VCCINT is UpUn is 0. Vaux0 is 0 Vaux8 is 0	e is 44 0.997 V 054 Vol .057 Vo .061 Vo	1.819 Centigr olts. lts. ilts. ilts.	ades.			ľ
he Current he Current he Current he Current he Current	Temperature VCCINT is 0 VpUn is 0.0 Vaux0 is 0 Vaux8 is 0	e is 45 0.996 V 054 Vol .057 Vo .061 Vo	.065 Centigr olts. lts. lts. lts. lts.	ades.			
he Current he Current he Current he Current he Current	Temperatur VCCINT is 0. VpVn is 0. Vaux0 is 0 Vaux8 is 0	e is 45 0.996 U 054 Vol .057 Vo .061 Vo	.081 Centigr olts. Its. Its. Its.	ades.			
he Current he Current he Current he Current he Current	Temperature VCCINT is VpVn is 0.0 Vaux0 is 0 Vaux0 is 0	e is 45 0.997 U 054 Vol 057 Vo 062 Vo	.234 Centigr Jolts. Its. Its.	ades.			

Figure 5: UART real time processed data on FPGA.

The ECG Signal from ADC port pushing on to the serial port of Zynq SOC using Matlab Software and Convert it as Character.

UDP is a Communication Protocol between the networks, UDP works on four parameters like Source port, destination port, length and Check sum. Implementation of UDP Protocol in simulink design Using Real time Simulink explorer, UDP send block, Receive block in the design. UDP doesn't have an order to track the packets. so TCP/IP protocol is Implemented in Communication channel to overcome the packet loss. To Overcome the packet loss, we use TCP/IP protocol. Transmission Control Protocol is a communication channel between Application layer and transport layer. Basically it work s on the functionality of Byte Streaming, Connection Oriented, Full duplex, Piggy Backing, error control, flow control and conjuction control Mechanism. TCP/IP first priority is to segment the obtained data from application layer. It works over Three way hand shaking. Because of which guarantees the no loss data. Implemented using MATLAB Script file in two stages as : Transmission server and client based Remote desktop machines. Whenever the data is sent to the receiver the flow should be followed, otherwise receiver will overflow due to huge data and might be data loss.



Figure 6: TCP/IP client received signal.

Finally Upload the ECG Annotation signal on to the Think Speak Cloud to print the live Signals.

XADC wizard in Xilinx Artix7 FPGA has to convert ADC. It has Voltage and on chip Temperature Sensor which will monitor the FPGA device. We Created Zynq Ps and for PL we create XADC IP. We write an application for the hardware XADC for On chip temp sensor. We read the temperature value from UART by PS side. Through Matlab and ThingSpeak we can read the data from the Xilinx SDK Application and Update it in the ThingSpeak Cloud.

3 DMA FOR PCIE

Direct Memory access for Peripheral Component Interface Express (PCIe) ECG Pattern Recognition and Beat Classification using Internet of Things and Hardware Acceleration on ZynQ (SOC) Platform with High Performance Computational PCIe Protocol



Figure 7: Thing Speak Cloud with ECG Uploads as follows.

Advanced eXtensible Interconnect AXI4 -stream, will provides upto 4 read & 4 write channels. 64/128/256 bit data bus up to 250Mhz Scattered Block engine.

Implementation of DMA for PCIe using KCU105 board having PCIe slot connect to the host server systems.

It provides Communication between Host to PCIe Card & Card to Host machine. The Hardware Blocks involved are AXI GPIO, DMA/Bridge Subsystem for PCI Express, AXI Performance Monitor, AXI BRAM, System ILA, System Management Wizard, DDR4 SDRAM, Block Memory Generator, Processing System, and AXI Interconnect block in Vivado IPI based Model as shown below.



The IPI blocks are Validated with no errors, Generated input-output products to ger the RTL-Verilog code for synthesis and Implementation stage followed by bit file generation and HDF file.

The Schematic Design



Exporting it into Software Development platform (SDK) Application in C-code to control the API design.



Resource Utilization of Hardware system.

ACCOM	i orginisso M	wearly succession	FUIR		Junnidary U	with.										
		Graph Table	Total On-Chip Power:	524W				My	Channe	els						
UT-			Junction Temperature:	32.4 °C												
	0		Thermal Wargin:	67.6°C (46.211)					New Channel		Search by	/ tag				C
FF- 95			Effective &UK	14°CW												
BRAN - 115			Power supplied to diffetit devic	25. U14/W				Na	me					Created	Updated	
DSP- 1%			Unintence even	LOW				-	On-chip-Temp)				2018-10-29	2018-10-29 1	14:38
10-	285		Ingeneticen wernepen			1		P	rivate Public Settin	ngs Sharing	API Keys	Data Import	t / Export			
GT-	45								temp_xadc					2018-11-08	2018-11-08 1	11:43
BUFG 1 2%								•	CoreEL							
								P	rivate Public Settin	ngs Sharing	API Keys	Data Import	t / Export			
Priz-	79															
1 415								Fi	gure 8: T	hinks	Spea	k Clo	oud C	Channe	els.	
1 2	10 10								5		- P					
	a al la	100														
	a ou ra Utilitation (%)	101					т	he Un	loaded I	FCG	cior	ale a	nre P	rocess	ed by	, 1
	utication (%)	100					T. Fram	he Up	loaded I	ECG n des	sign	als a	are Pi	roces	sed by	, `
11% unitation	ci ol 73 Viizator (%)	100				. i X	T Fram	he Up le wor	loaded I k Pytho	ECG n des	sigr sign	nals a usin	are Pa g Ba	rocess iyesia	sed by n Clas	y Y SS
11b-academicuse	a u a Vieto(%)	101				- 8 X	T Fram to ide	he Up le wor entify	loaded I k Pytho the ECC	ECG n des G Ani	sigr sign nota	nals a usin tion	are Pa g Ba Sign	rocess iyesia nals.	sed by n Clas	y Y SS
1010-sadenicus R.015 APR	u u u Viiztor(%) s euror reus	103 54 VEV			2 0 Search Documentation	<u> </u>	T Fram to ide	he Up le wor entify	loaded I k Pytho the ECC	ECG n des 3 Ani	sigr sign nota	nals a usin tion	are Pi g Ba Sigr	rocess iyesia ials.	sed by n Cla	ss
WD-sadenicus Ruts Are Difotfies Q	S ETTR RIG ter () s ETTR RIG s ter () ter () ter ()	10	Di Rar Sedon	1 87 88 88	🔆 🔁 🛛 Sent Documentation	<u>- 0 X</u> A Katsatar •	T Fram to ide	the Up the work entify	loaded I k Pytho the ECC	ECG n des G Ani	sign nota	nals a usin tion	are Pa g Ba Sigr	rocess iyesia ials.	sed by n Clas	ss
DD- axienicus R.CTS APP DFnoffles & Save & Compare + S	다. 10 10 10 10 10 10 10 10 10 10 10 10 10	100 20 VEV 20 OL P	aristin D	(<u>8</u> 843339	👌 🛈 Sent Doometricon	- 6 X) Natsaha •	T Fram to ide	the Up the work entify	loaded I k Pytho: the ECC	ECG n des G Ani	sign nota	nals a usin tion	are Pa g Ba Sign	rocess iyesia ials.	sed by n Clas	ss
DDD-sadenicus PLOTS APP DE Troffles & See & Corpus + Sj + Rht + L	a su ra Uticzton (%) s anna 2, anna 2, anna s heet (), A (2, s) (a n h + Comen (), () () (a n h + Comen (), () () () () () () () () () () () () () () () (121 X VEV Braciparias Assase Ass V VA	2 Dardeton D 2 Dardeton D 2 Adams Russel 2013 The	48/3690	Sent Doorsettion	• 6 B	T Fram to ide	the Up the work entify c & institute c & ins	loaded I k Pytho: the ECC	ECG n des G Ani so tov	sign nota	nals a usin ttion	are Pa g Ba Sign	rocess yesia nals.	sed by n Clas	ss
ND+xademicue arrs Arr Groupes + G See Groupes + G Arrt + L Re W	다 31 가 Utication (16) 5 EUTOR RABS 2 Inst 문 左 문 2 () (a 11 + Current 중 말) And + Neter [) 중 문 VVD도 EUT	122 22 LEU Bespins Paue Pu 25 Aure Pu 25 Aure Pu 25 Aure Pu 25 Aure Pu	ard Banadan The Rose Result		C C Sect Connection	+ 6. R A tosore	T Fram to ide	the Up the work entify control to the the control of the	loaded I k Pytho the ECC Instituted atomics of the state	ECG n des G Ani s (+) s. Connuñy	sign nota	nals a usin tion	ure Pr g Ba Sigr	rocess iyesia nals.	sed by n Clas	۲ ۲ SS
ND-sodericus RCS 444 Greene & Greene & See Googee + G RCS 444 RE 444788 RE 4444 RE 444788 RE 4447888 RE 447	Utication (%)	1)] B LEU Braightis Pauer Ru Braightis Pauer Ru Braightis Pauer Ru Braightis Pauer Ru Braightis Pauer Ru	2 Destator and Admics Restor Res Res		C C Sent Connentation	+ 0. 1) Iterative T + 0. 10 - 0. 1	T Fram to ide	The Up le wor entify c the c t	loaded I k Pytho: the ECC	ECG n des G Ann s (†) stov HDL1-60 s- Connunty	sign nota	nals a usin tion	are Pi g Ba Sign	rocess iyesia nals. : Houteby ke	sed by n Clas	y SS
ND+ soderrit ce RTS 423 Diret Res & See Dorse + Sj Att + L RE W FE W Diret Pagter +	a u ra Utaton N a anna pasa an ten pasa a		an Section C and Section C and Section The Rota		20 estamete	- 0. 5 β telestre • - ρ - β - β - χ	T Fram to ide	the Up the worf entify of a monoper- topies-topies in the cell-topies in M cell-topies Channel S Count Space	loaded I k Pytho: the ECC	ECG n des 5 Ani 3 Ani 40 400 400 400 400 400 400 400 400 400	sign nota	als a usin tion	are Pi g Ba Sign	rocess ayesia nals.	sed by n Clas	ss •
ILD+ scaterificae EUTS 449 Compare 4 Compare 4 Comp	2 31 73 Utication (k) 3 5000 788. 3 1000 788. 4 1000 788. 5 10000 788. 5 1000 788. 5 1000 788. 5 1000 788. 5 1000	101 2 VEV Bespins Pase R 4 A 4 A 4 A 4 A 4 A 4 A 4 A 4 A 4 A 4 A	an Sector C San Sector C and Sector Annexe Rome Rome Rome Rome Rome Rome Rome Rom		20 lant tamento	- 0. 1 β keestr• - β - β - β - β - 8 x	T Fram to ide	the Up ac work entify c a troise c a troise c a troise c taines channel S crast: £8088 Updet: £8088	loaded I k Pytho the ECC	ECG n des G Ann for HDI-60 s- Connuity	sign nota	nals a usin ttion	ure Pi g Ba Sign	rocess yesia nals.	sed by n Clas	7) SS
ID+xadenicus 2015 442 Dinartes & See Comper + 61 See Comper + 61 et al. 10 + 10 + option +	a u ra Utición (k) s anos raes (k) (k) necesión (k) necesión (k) (k) necesión (k) fecesión (k) (k) decum k dom decum k dom 1 - cis;	101 X 160 Breignis Ause A Breignis Ause A Breignis Ause A A Breignis Ause A A A A A A A A A A A A A A	an Sector Constraints and Constraints Rome The Rome			- 0 1 β teastr• - β 8 x	T Fram to ide	the Up ac work entify c there to be c the top of the top c the top of the top c top of the top c top of the top of the c top of the top of the top of the c top of the top of the top of the c top of the top of the top of the top of the c top of the top of the top of the top of the top of the c top of the top of the top of the top of the top of the c top of the top of top of the top of the top of to	loaded I k Pytho the ECC I the second atomic second k the second atomic	ECG n des G Ann x d how HEUS-6c s Connuity	sigr sign nota	nals a usin ttion	ure Pr g Ba Sign	rocess nyesia nals.	sed by n Clas	7 SS
ID-sadenicus arrs 422 Granes & Granes & Gr	a u ra Uticatin (k) s anna rae (j fr (j + ne (j fr (j + ne + ther (j + (j + dena r (dot dena r (dot 1 - cles 2 - cles r (dot)	100 31 VEI 31 VEI 3	and Annue Annue Annue Annue Annue Annue Annue			• 0 7 β Kosstr• -β 8x	T Fram to ide	the Up ac work entify c inter-hepestic c inter-hepestic c inter-hepestic c inter-hepestic UningSp Channel S Count: Sasa Ustante: Sasa Ustante: Sasa Ustante: Sasa	loaded I k Pytho the ECC	ECG n des G Ann s Ann s Ann s Connenty	sigr sign nota	als a usin ttion	orre Pr g Ba Sign	rocess nyesia nals.	sed by n Clas	v) ss
IIID-rodentice Arrs Arrs Granes & Granes & Granes & Arrs I Provide Arrows Arrs I Arrs A	a u ra Uticatin (k) a anna ra ne (k) fr(a + ne + ther (k) (k) fre + ther (k) (k) (k) fre + ther (k) (k) (k) fre + ther (k) (k) (k) (k) fre + ther (k)	100 31 32	and Annue Annue Res Caller Annue Ann			• 0 7 β teastre · β 8 x	T Fram to ide	The Up the work entify • C & mc:Mage • C & mc:Mage Channel S Channel S	loaded I k Pytho the ECC	ECG n des G Am for HELLS-Go: Community	sigr iign nota	nals a usin tion	ure Pr g Ba Sign (onnecial Use	rocess nyesia nals.	sed by n Clas	y ``
IIID - rodentices ACTS APP Grantes & Grantes & Grantes & Grantes & FE = 100 FE	a 10 70 bliczion (k) 10 70 s arrow 70 s denum 100 arrow arrow 100	100 P TEU Breapons Pase for 40 Breapons Pase for 40 Breapons tam that X + 1 11; 11; 11; 11; 11; 11; 11; 1	and Annue An			• 0 1 β Konstr• • β 8 x	T Fram to ide	The Up the world entify • C & months • C & months • C & months • C & months • Channel S Channel S	loaded I k Pytho the ECC	ECG n des G Am for HULL-Ge s- Connuity	sigr iign nota	als a usin tion	ure Pr g Ba Sign Connectal Use	rocess ayesia nals. • Rutbly k	sed by n Clas	/ `) ss
10 + sodenic ce 1 cors 4 set 2 corse 4 2 corse 4 2 corse 4 3 corse 4 3 corse 4 3 corse 4 3 corse 4 3 corse 4 4 cors	2 31 73 Uticion (k) 5 2000 PAC 6 2000 PAC 7	100 S VEL Braignis Pase Ru Pase Pase Ru Pase Pase Ru Pase Ru	and Jones aread and Jones Aread are tree and art', 10);			• 0 1 β Locar • • β 8 x	T Fram to ide	the Up the world entify control of the control of t	loaded I k Pytho the ECC loaded atomic time COCience k tool reserve atomic time COCIEnce k tool reserv	ECG n des G Ann ** + #W3-6c ** (mounty	sigr sign nota	nals a usin ttion	ure Pr g Ba Sigr:	rocess ayesia nals.	sed by n Clas * • • • • • • • • • • • • • • • • • • •	ss ss
MD + sodemic ce a.cs	a 10 70 Utication (%) Utication (%) s 2000 PALO	100 3 120 3 120 4 0 9 120 1	and Tee and Tee and Tee and at , 10); ;			- 0 X 2 totals • - β - β - β - β - γ - β - γ - γ - γ - γ - γ - γ - γ - γ	T Fram to ide	the Up the work entify control of a main control of a main control and control addate Channel S Control addate and antices antices antices control addate antices anti	loaded I k Pytho the ECC	ECG n dess G Ann v v v v e u c ov c ov c ov c ov c ov c ov c ov c	sigr sign nota	nals a usin ttion	ure Pr g Ba Sigr: (orreid lie	rocess ayesia hals.	sed by n Clas 2 0 0 0 1 correct - Signature 2 1	ss I
AUTR - scatemic ce AUTS AUTS Compare - Sil	a 10 70 Utication (%) Utication (%) s 20000 20000 s 20000 20000 s 200000 20000 s 200000 20000 s 200000 20000 s 2000000 20000 s 2000000 20000 s 2000000 20000 s 20000000 200000 s 20000000 200000 s 200000000 2000000 s 2000000000 200000000 s 2000000000000000000000000000000000000	NU NU Statution Preserve Breaking Preserve </td <td>and Section The Section The Section Se</td> <td></td> <td></td> <td>÷ 0 X</td> <td>T Fram to ide</td> <td>the Up the work entify control of a training control and control a</td> <td>loaded I k Pytho the ECC I the second activities (Contest on activities (Contest on activit</td> <td>ECG n dess G Ann yro er (man) er (man) er (man)</td> <td>sigr nota</td> <td>hals a usin ttion</td> <td>ure Pr g Ba Sigr Conscilled</td> <td>rocess ayesia hals.</td> <td>sed by n Clas 2 0 0 0 1 corrections split</td> <td>ss</td>	and Section The Section The Section Se			÷ 0 X	T Fram to ide	the Up the work entify control of a training control and control a	loaded I k Pytho the ECC I the second activities (Contest on activities (Contest on activit	ECG n dess G Ann yro er (man) er (man) er (man)	sigr nota	hals a usin ttion	ure Pr g Ba Sigr Conscilled	rocess ayesia hals.	sed by n Clas 2 0 0 0 1 corrections split	ss
2010 - statemic co 2010 -	20 20 70 Utication (%) Utication (%) 5 2000 PALO 6 2000 PALO 7 144 2 2 9 2 Clear at 3 2 Clear at 3 2 10 Clear at 4 6 0 10 10 6 S. Inquiti 6 S. Inquiti 6 S. Inquiti 6 S. Inquiti 7 5	NU 3 NEU Braightis Pase Ru Brain Pase Ru Brain Pase Ru BufferSize = 512 Size = 115200;	and Second Ter and Ter and terms are and and terms are and a			- 0 X p totals • • p 8 x	T Fram to ide	The Up the word entify Chancel S Chancel S	loaded I k Pytho the ECC	ECG n dess G Ann yro er (man) er (man) er (man)	sigr nota	als a usin tion	ure Pr g Ba Sigr Conscilled	rocess nyesia nals.	sed by n Clas	
2010 - statemic co 2010 -	a) a) a) a) b) b) b) b) b) b) b) b) <td>NU NU Stations Prese Ref Breachins Prese Ref Breachins Ad Breachins Ad Breachins It It It</td> <td>and Sector The Read The Read Sector S</td> <td></td> <td></td> <td>- 0 X p Instants • • p 8 x</td> <td>T Fram to ide</td> <td>The Up the work entify Chancel S Chancel S</td> <td>loaded I k Pytho the ECC</td> <td>ECG n dess G Ann for for entities (construction (construction) (co</td> <td>sigr nota</td> <td>tion current of the second of</td> <td>nre Pri g Ba Sign Convilue</td> <td>rocess nyesia nals.</td> <td>sed by n Clas</td> <td></td>	NU NU Stations Prese Ref Breachins Prese Ref Breachins Ad Breachins Ad Breachins It It It	and Sector The Read The Read Sector S			- 0 X p Instants • • p 8 x	T Fram to ide	The Up the work entify Chancel S Chancel S	loaded I k Pytho the ECC	ECG n dess G Ann for for entities (construction (construction) (co	sigr nota	tion current of the second of	nre Pri g Ba Sign Convilue	rocess nyesia nals.	sed by n Clas	
2010 - statemic ce 2010 - statemic ce Conser - Si Ster Conser - Si Conser - Si	a u ro Uticion (k) s anne (k fr) a te (k fr) fet - teer (k k fr) fet - teer (k k fr) fet - teer (k k fr) fet - teer (k	NU NU Statution Prace For	ar School Re and and Admon Re and and Re RA			- C X A testarte • - - - - - - - - - - - - -	T Fram to ide	The Up the work entify Chancel States Chancel States Chance	loaded I k Pytho the ECC	ECG n dess G Ann for to to to to to to to to to to to to to	sigr nota	nals a usin ttion	ure Pri g Baa Sign Conville	rocess ayesia hals.	sed by n Clas	
2010 - statemic ce 2010 - statemic ce Conser - Si Conser - Si Cons	a u ro Uticion (k) s corre entry the construction (k) a the construction (k) for - there (k) (k) (k) for - the (k) (k) (k) (k) for - the (k) (k) (k) (k) for - the (k) (k) (k) (k) (k) for - the (k) (k) (k) (k) (k) for - the (k) (k) (k) (k) (k) (k) (k) for - the (k) (k) (k) (k) (k) (k) (k) (k) (k) for - the (k)	100 21 100 32 100 3	ar Schene Runnel nor Tre RU ut ',10);			- C X A training + - - - - - - - - - - - - -	T Fram to ide	The Up the work entify Chancel States Chancel States Chance	loaded I k Pytho the ECC	ECG n dess G Ann for for end for end for for end for for end for for end for for end for for for for for for for for for for	sigr nota	nals a usin ttion	ure Pri g Baa Sign (convilue	rocess ayesia hals.	sed by n Clas	7 SS
ATTD-sodenics ATTD-sodenics Testers Save Compare () Save Compare () S	Cl U 70 S DTOR PALO S DTOR DTOR S DTOR DTOR S STOR DTOR	100 21 VEU 32 VEU 3240ption Pase Ru 420 VEU 3240ption Pase Ru 420 VEU 420 VEU	and Annue Re and and Annue Re and re Rus uut ',10);			- 0 X J texture • - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2	T Fram to ide	The Up the work entify Chancel S Chancel S Channel S Channel S Channel S Channel S Channel S Channel S Channel S Channel S Channel S	loaded I k Pytho the ECC	ECG n dess G Ann v v v v v v v v v v v v v v v v v v	sigr nota	als a usin ttion	ure Pri g Baa Sign Conveillor	rocess ayesia hals.	sed by n Clas $2 \circ 0 \circ 1$ corr. Sp0r	
2017- sodenic ze 2017- sodenic ze Contras (c) Sate Contras (c) Sate Contras (c) Sate Contras (c) Sate Contras (c) A Contras (c) A Sate Contras (c) A Sate Contras (c) Sate Contras	20 20 70 Utication (%) Base (%) 8 2 Second (%) Base (%) 9 9 Second (%) Second (%) Second (%) 9 Second (%) Second (%) Second (%) Second (%) Second (%) <	100 21 VEU 32 VEU 3240ptits Pase Ru 420 VEU 420 VEU	and Annual Restormer The Rest			- 0 X 2 Industra - p - 0 X	T Fram to ide	The Up the work entify	loaded I k Pytho the ECC	ECG n dess G Ann for well-for well-for well-for a consoly n for well-for a consoly n for well-for well-for a consol n for well-for a consol n for a consol n for for a consol n for for for for for for for for for for	sign nota	als a usin ttion	ure Pri g Baa Sign Conneillor	rocess ayesia hals.	sed by n Clas * • • • • • * • • • •	

ECG Pattern Recognition and Beat Classification using Internet of Things and Hardware Acceleration on ZynQ (SOC) Platform with High Performance Computational PCIe Protocol



Figure 10: ECG Annotation signals on Cloud.

Cloud Computing Solutions with AWS

Virtual servers with the help of openCL/C++ libraries, Xilinx SDx Environments and virtual JTAG interfaces on Xilinx Virtex Ultrascale Plus Board(VU9P) low profile PCIe accelerated Board.

5 5416157106-Pereste Destrop Tomoston	
***** configutil v2018.2.0p (64-bit) **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018	TECHN
** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.	
** Copyright 1988-2018 Xilan, Ex. All Right Reserved. 1989: [Confight] 60-850] Target platform: <i>Inservedintsiano</i> .fgs/304ccellaws platform/Xilan, marked Bill Symmics 3.9, and the configuration file 'mocoffs, joen's created in current working directory according to the 'mocoffs, joen's created in current working directory according to the 'mocoffs, joen's created in current working directory according to the 'mocoffs, joen's created in current working directory according to the 'mocoffs, joen's created in current working directory according to the 'mocoffs, joen's created in current working directory according to the 'mocoffs, joen's created in current working directory according to the 'mocoffs, joen's created in current working directory according to the 'mocoffs, joen's created in current working directory according to the 'mocoffs, joen's created in the 'mocoffs, joen's created according to the 'mocoffs, joen's created accordi	ndg-f1-44281818.dymaile 5 8/x11er.ons-m9g-f1-442
42 42 42 42 42 42 42 42 42 42 42 42 42 4	
TEST PASSED	
make; Molning to be cone for all. [centos@ip-172-31-87-164 helloworld ocl]s	

The platform targets the Virtex Ultrascale + AWS amazon Web services VU9P F1 acceleration Development with VU13P. The high Performance acceleration platform features four channels of DDR4-2400 DIMMs, the expanded partial reconfiguration flow for high fabric resource availability and Xilinx DMA subsystem for PCIe Express with PCIe Gen 3x16 connectivity.

Type: () Platform () Hardware specification (DS	a/HDF)						
Platforms (1) <u>Filte</u> Find:	4							
Name			Board	Family	Part	Version	Vendor	Flor
.	ET ADDITED durante E A		me		100	-	100	
∎ wn awswep	21-24203305-093811K-23-0	[custom]	ans-rupp-1-04201010	viterapius	xcvusp	5.0	xerx	SDi
 A VLUTAWARA 	Add Custom Platform	Manaç	e Flatform Repositories	Acd Devices	veruoop Platforms.	-	xurx	SUA
Description	Add Custom Platform.	Manag	e Flatform Repositories	Acd Devices	Platforms.	-	xurx	SUA
Description This platform targ	Add Custom Platform		e Platform Repositories	Acd Devices	Platforms.	.,	XUIX	SUA
Description This platform targ Development Boo	Add Custom Platform, ets the Virtex UltraScale+ AV et with VUIza This high-per	Manag WS VU9P F1 formance ac	e Platform Repositories	Acd Devices	Platforms.	.,	XUIX	SU

Figure 11: SDx Environment with Hardware XU9P.

AFI Data Retension

centos@ip-172-31-87-164:~/sources/makefile_flow_solution	-		×
File Edit View Search Terminal Help			
<pre>sh-4,2# source /opt/xilinx/xrt/setup.sh (ILINX XRT : /opt/xilinx/xrt YATH : /opt/xilinx/xrt/bin:/sbin:/usr/sbin:/usr/sbin D_LIBRARY PATH : /opt/xilinx/xrt/lib: sh-4,2# ./helloworld xclbin/vector_addition.hw.xilinx_aws-vu9p-f1-04261 ic 5 0.awsxclbin cclProbe found 1 FP6A slots with xocl driver running Pound Platform Platform Name: Xilinx Found Device=xilinx_aws-vu9p-f1-04261818_dynamic_5_0 (CLBIN File Name: vector_addition INF0: Importing xclbin/vector_addition.hw.xilinx_aws-vu9p-f1-04261818_c 0.awsxclbin</pre>	1818 Jynar	_dyn	am 5_
.odolng: xcloin/vector_adollion.nw.xilinx_aws-vugp-ri-04201016_dynamic Jubin' INFO: Could not load AFI for data retention, code: 18 - Loading in clas	sic	mod	e.
AFI load complete. Result =			5356
19 19 19 19 19 19 19 19 19 19 19 19 19 1			
19 19 19 19 19 19 19 19 19 19 19 19 19 1			
19 19 19 19 19 19 19 19 19 19 19 19 19 1			
19 19 19 19 19 19 19 19 19 19 19 19 19 1			
TEST PASSED			
sh-4.2#			

Pipelining

The pipeling loop for the PCIe design provides less number of Execution cycles, real time hardware acceleration with data speed of PCIe x8 Gen 3 8GT/s, width x8. ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved. Attempting to get a license: ap opencl

Feature available: ap opencl INFO: [XOCC 60-585] Compiling for hardware emulation target Running SDx Rule Check Server on port:43293 INFO: [XOCC 60-295] Target platform: /hone/centos/aws-fpga/SDAccel/aws platform/xilinx_aws-vu0p-fl-04261018_dy dynamic 5_0.xpfm INFO: [XOCC 60-423] Target device: xilinx_aws-vu0p-fl-04261018_dynamic_5_0 INFO: [XOCC 60-423] Target device: xilinx_aws-vu0p-fl-04261018_dynamic_5_0

===>The following messages were generated while performing high-level synthesis for kernel: vector add Log file elloworld ocl/ x/vector addition.hw emu.xilinx aws-vu9p-f1-04261818 dynamic 5 0/vector add/vivado hls.log : DHFD: [XXCC 204-61] pipelining loop [Loop 1.1'. DHFD: [XXCC 204-61] Pipelining loop [Loop 1.2'. DHFD: [XXCC 204-61] Pipelining loop [Loop [Loop 1.2'. DHFD: [XXCC 204-61] Pipelining loop [Loop [Loop 1.2'. DHFD: [XXCC 204-61] Pipelining loop [Loop] vadd writeC'. DHFD: [XXCC 204-61] Pipelining loop [Loop] vadd writeC'. DHFD: [XXCC 204-61] Pipelining loop [Loop] vadd writeC'. DHFD: [XXCC 204-61] Pipelining loop [Loop] vadd writeC'. DHFD: [XXCC 204-61] Pipelining loop [Loop] vadd writeC'. DHFD: [XXCC 204-61] Pipelining loop [Loop] vadd writeC'. DHFD: [XXCC 204-61] Pipelining loop [Loop] vadd writeC'. DHFD: [XXCC 204-61] Pipelining loop [Loop] vadd writeC'. DHFD: [XXCC 204-61] Pipelining loop [Loop] vadd writeC'. DHFD: [XXCC 204-61] Pipelining loop [Loop] vadd writeC'. DHFD: [XXCC 204-61] Pipelining loop [Loop] vadd writeC'. DHFD: [XXCC 204-61] Pipelining loop [Loop] vadd writeC'. DHFD: [XXCC 204-61] Pipelining loop [Loop] vadd writeC'. DHFD: [XXCC 204-61] Pipelining loop [Loop] vadd writeC'. DHFD: [XXCC 204-61] Pipelining loop [Loop] vadd writeC'. DHFD: [XXCC 204-61] Pipelining loop [Loop] vadd writeC'. DHFD: [XXCC 204-61] Pipelining loop [Loop] vadd writeC'. DHFD: [XXCC 204-61] Pipelining loop [Loop] vadd writeC'. DHFD: [XXCC 204-61] Pipelining loop [Loop] vadd writeC'. DHFD: [XXCC 204-61] Pipelining [Loop] vadd writeC'. DHFD: [XXCC 204-61] Pipelining [Loop] vadd writeC'. DHFD: [XXCC 204-61] Pipeling [Loop] vadd writeC'. DHFD: [XXCC 204-61] Pipeling [Loop] vadd writeC'. DHFD: [XXCC 204-61]

4 CONCLUSION

The IoT Based design will give the Optimized Solution and Diagnostics capabilities for the benefit of humans. The PSO Techniques and Fuzzy Interpretation using Cloud Processing help in saves thousands of lives. The Hardware platform gives real time on chip processing, real time hardware acceleration, Profiling report showes less number of execution cycles on PCLe based implementation. Virtual servers with the help of openCL/C++ libraries, Xilinx SDx Environments and virtual JTAG interfaces on Xilinx Virtex Ultrascale Plus Board(VU9P) low profile PCIe accelerated Board provides low latency and high performance software profiling solutions.

REFERENCES

- Jiapu Pan and Willis J. Tompkins, "A Real-Time QRS Detection Algorithm" *IEEE Transactions on Biomedical Engineering, Vol. 32, No. 3, pp. 230-236, March 1985.*
- Pratik D. Sherathia and V. P. Patel, "Fuzzy Inference System based Detection of Wolff Parkinson's White Syndrome, International Journal of Science, Engineering and Technology Research, Vol. 6, Issue. 4, pp. 660-664, April 2017.
- Vijendra and Meghana Kulkarni, "Automatic ECG Signals Recognition Based on Time Domain Features Extraction Using Fiducial Mean Square Algorithm" Springer Publications in Computational Intelligence: Theories, Applications and Future Directions - Volume I, Pages 18-94.

- Shweta H. Jambukia, Vipul K. Dabhi and Harshadkumar B. Prajapati, "Classification of ECG signals using Machine Learning Techniques: A Survey, IEEE International Conference on Advances in Computer Engineering and Applications, pp. 714-721, India, March 2015.
- N. Bianchi, P. Bottoni, M. Cigada, A. De Giuli, P. Mussiol and F. Sessa, Interpretation Strategies in a Cardiologist Controllable Automatic Assistant for ECG Description *IEEE Proceedings of Computers in Cardiology, pp.* 673-676, Italy, 1991.
- Richard Mengko and Fredrick Sutjiady, Design and Implementation of 12-Lead ECG Signals Interpretation System, *IEEE International Conference on Instrumentation, Communications, Information Technology, and Biomedical Engineering, pp. 278-282, Indonesia, November 2013.*
- [Online]https://en.wikipedia.org/wiki/Butterworth.
- Vijay Kr. Srivastava, Lalit Maurya and Er. Rajesh Mehra, Detection of Noise in High Pass Butterworth IIR Filter using MATLAB, International Journal of Engineering Research & Technology, Vol. 3, Issue. 2, pp. 1232-1235, February 2014.
- Clifford E. Cummings, "Synthesis and scripting techniques for designing multi asynchronous clock designs", *SNUG 2001*.
- Chris Spear, "System verilog for Verification, 2nd edition", Springer, www.springeronline.com.
- Benini, Roberto Zafalon, "Scalability analysis of evolving Soc Interconnect protocols", *International Symposium* on system on chip, 2004.
- Lahir, K Raghunathan, "LOTTERYBUS: A new High performance communication architecture for system on chip" in *Proceedings of Design Automation Conference* 2001.