A Buffer Cache Scheme Considering Both DRAM/PRAM Hybrid Main Memory and Flash Memory Storages

Soohyun Yang; Yeonseung Ryu

Research.Publish.Connect.

*Please fill out at least one Field. *Value must be an number!

Title:
ISBN:
Year:
Acronym:
Subject:

Advanced Search Proceedings Search

If you're looking for an exact phrase use quotation marks on text fields.

*Please fill out at least one Field.

Title:
Author:
Affiliation:
Subject:

Advanced Search Papers Search

If you're looking for an exact phrase use quotation marks on text fields.

*Please fill out at least one Field.

Name:
Affiliation:
Country:
Conference:
Subject:

Advanced Search Authors Search

If you're looking for an exact phrase use quotation marks on text fields.

*Please fill out at least one Field.

Name:
Country:
Subject:

Advanced Search Affiliations Search

If you're looking for an exact phrase use quotation marks on text fields.

Proceedings

Proceedings Search *Please fill out at least one Field. *Value must be an number!

Title:
ISBN:
Year:
Acronym:
Subject:

Advanced Search Proceedings Search

If you're looking for an exact phrase use quotation marks on text fields.

Papers

Papers Search *Please fill out at least one Field.

Title:
Author:
Affiliation:
Subject:

Advanced Search Papers Search

If you're looking for an exact phrase use quotation marks on text fields.

Authors

Authors Search *Please fill out at least one Field.

Name:
Affiliation:
Country:
Conference:
Subject:

Advanced Search Authors Search

If you're looking for an exact phrase use quotation marks on text fields.

Advanced Search

Paper

A Buffer Cache Scheme Considering Both DRAM/PRAM Hybrid Main Memory and Flash Memory Storages

Topics: Mobile Computing; Pervasive Embedded Devices

In Proceedings of the 3rd International Conference on Pervasive Embedded Computing and Communication Systems PECCS - Volume 1, 76-79, 2013 , Barcelona, Spain

Authors: Soohyun Yang and Yeonseung Ryu

Affiliation: Myongji University, Korea, Republic of

Keyword(s): Hybrid Main Memory, PRAM, Flash Memory, Buffer Cache, Page Replacement.

Abstract: As the power dissipation has become one of the critical design challenges in a mobile environment, non-volatile memories such as PRAM and flash memory will be widely used in the next generation mobile computers. In this paper, we proposed an efficient buffer cache scheme considering the write limitation of PRAM for hybrid main memory as well as the erase-before-write limitation of flash memory for storage device. The goal of proposed scheme is to minimize the number of write operations on PRAM as well as the number of erase operations on flash memory. We showed through trace-driven simulation that proposed scheme outperforms legacy buffer cache schemes.

CC BY-NC-ND 4.0

Guest: Register as new SciTePress user now for free.

SciTePress user: please login.

My Papers

You are not signed in, therefore limits apply to your IP address 3.15.219.217

In the current month:

Recent papers: 100 available of 100 total

2⁺ years older papers: 200 available of 200 total

Paper citation in several formats:

Yang, S. and Ryu, Y. (2013). A Buffer Cache Scheme Considering Both DRAM/PRAM Hybrid Main Memory and Flash Memory Storages. In Proceedings of the 3rd International Conference on Pervasive Embedded Computing and Communication Systems - PECCS; ISBN 978-989-8565-43-3; ISSN 2184-2817, SciTePress, pages 76-79. DOI: 10.5220/0004337200760079

@conference{peccs13,
author={Soohyun Yang. and Yeonseung Ryu.},
title={A Buffer Cache Scheme Considering Both DRAM/PRAM Hybrid Main Memory and Flash Memory Storages},
booktitle={Proceedings of the 3rd International Conference on Pervasive Embedded Computing and Communication Systems - PECCS},
year={2013},
pages={76-79},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0004337200760079},
isbn={978-989-8565-43-3},
issn={2184-2817},
}

TY - CONF

JO - Proceedings of the 3rd International Conference on Pervasive Embedded Computing and Communication Systems - PECCS
TI - A Buffer Cache Scheme Considering Both DRAM/PRAM Hybrid Main Memory and Flash Memory Storages
SN - 978-989-8565-43-3
IS - 2184-2817
AU - Yang, S.
AU - Ryu, Y.
PY - 2013
SP - 76
EP - 79
DO - 10.5220/0004337200760079
PB - SciTePress