loading
Documents

Research.Publish.Connect.

Paper

Paper Unlock

Authors: A. Shahrabi and A. Ahmadinia

Affiliation: Glasgow Caledonian University, United Kingdom

ISBN: 978-989-8425-48-5

Keyword(s): Network-on-Chip, Router Architecture, Low Power Design, Performance Evaluation.

Related Ontology Subjects/Areas/Topics: Embedded Communications Systems ; Telecommunications ; VLSI Design and Implementation

Abstract: Efficient buffer management is not only instrumental in the overall performance of the on-chip networks but also greatly affects the network energy consumption. In fact, any improvement or deterioration of network performance and energy budget is the net result of increasing buffer utilisation (storing blocked flits) and reducing buffer utilisation (delivering buffered flits). In order to improve the network performance and efficiently utilising the available routers buffer space in NoCs, a new router architecture, called Pool-Buffering (PB), is proposed in this paper. By exploiting a flexible ring buffer structure, the buffer space of the proposed architecture is shared amongst all input channels; allocating more buffer to the busy input channels and less to the idle ones. Implementation results show up to 50% in reducing power consumption when compared to a traditional router. Moreover, our extensive simulation study shows that the proposed router architecture enhances the network p erformance by increasing the acceptance traffic rate and decreasing the average message latency. (More)

PDF ImageFull Text

Download
CC BY-NC-ND 4.0

Sign In Guest: Register as new SciTePress user now for free.

Sign In SciTePress user: please login.

PDF ImageMy Papers

You are not signed in, therefore limits apply to your IP address 3.93.75.30

In the current month:
Recent papers: 100 available of 100 total
2+ years older papers: 200 available of 200 total

Paper citation in several formats:
Shahrabi, A. and Ahmadinia, A. (2011). AN EFFICIENT ROUTER ARCHITECTURE FOR NETWORK ON CHIP.In Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems - Volume 1: PECCS, ISBN 978-989-8425-48-5, pages 405-412. DOI: 10.5220/0003371604050412

@conference{peccs11,
author={A. Shahrabi. and A. Ahmadinia.},
title={AN EFFICIENT ROUTER ARCHITECTURE FOR NETWORK ON CHIP},
booktitle={Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems - Volume 1: PECCS,},
year={2011},
pages={405-412},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0003371604050412},
isbn={978-989-8425-48-5},
}

TY - CONF

JO - Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems - Volume 1: PECCS,
TI - AN EFFICIENT ROUTER ARCHITECTURE FOR NETWORK ON CHIP
SN - 978-989-8425-48-5
AU - Shahrabi, A.
AU - Ahmadinia, A.
PY - 2011
SP - 405
EP - 412
DO - 10.5220/0003371604050412

Login or register to post comments.

Comments on this Paper: Be the first to review this paper.