loading
Documents

Research.Publish.Connect.

Paper

Paper Unlock

Authors: Gerben Geltink and Sergei Volokitin

Affiliation: Institute for Computing and Information Sciences and Radboud University, Netherlands

ISBN: 978-989-758-196-0

Keyword(s): HS1-SIV, CAESAR, Authenticated Encryption, FPGA, VHDL.

Related Ontology Subjects/Areas/Topics: Applied Cryptography ; Cryptographic Techniques and Key Management ; Data and Application Security and Privacy ; Data Engineering ; Data Integrity ; Data Protection ; Databases and Data Security ; Identification, Authentication and Non-Repudiation ; Information and Systems Security ; Security Engineering ; Security in Information Systems

Abstract: This work describes a hardware implementation of HS1-SIV with regular cipher parameter settings for the second round of the CAESAR competition. The implementation encompasses both the HS1-SIV hardware implementation, which is conforming to the specifications of the authenticated cipher, as well as a hardware API. The implemented API is conforming to the specifications of the GMU Hardware API for authenticated ciphers. On the target device Xilinx Virtex-7, using Xilinx XST High Level Synthesis, we achieved a throughput of 122.20 Mbit/s and an area of 103,214 LUTs with the data length of the message and the associated data set at 64 bytes and the data length of the key set at 32 bytes. Our performance results suggest that the area overhead of the API is between 8% (8-byte data length) and 15% (2048-byte data length) in comparison the the cipher-core.

PDF ImageFull Text

Download
Sign In Guest: Register as new SciTePress user now for free.

Sign In SciTePress user: please login.

PDF ImageMy Papers

You are not signed in, therefore limits apply to your IP address 3.88.220.93

In the current month:
Recent papers: 100 available of 100 total
2+ years older papers: 200 available of 200 total

Paper citation in several formats:
Geltink, G. and Volokitin, S. (2016). FPGA Implementation of HS1-SIV.In Proceedings of the 13th International Joint Conference on e-Business and Telecommunications - Volume 4: SECRYPT, (ICETE 2016) ISBN 978-989-758-196-0, pages 41-48. DOI: 10.5220/0005950100410048

@conference{secrypt16,
author={Gerben Geltink. and Sergei Volokitin.},
title={FPGA Implementation of HS1-SIV},
booktitle={Proceedings of the 13th International Joint Conference on e-Business and Telecommunications - Volume 4: SECRYPT, (ICETE 2016)},
year={2016},
pages={41-48},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0005950100410048},
isbn={978-989-758-196-0},
}

TY - CONF

JO - Proceedings of the 13th International Joint Conference on e-Business and Telecommunications - Volume 4: SECRYPT, (ICETE 2016)
TI - FPGA Implementation of HS1-SIV
SN - 978-989-758-196-0
AU - Geltink, G.
AU - Volokitin, S.
PY - 2016
SP - 41
EP - 48
DO - 10.5220/0005950100410048

Login or register to post comments.

Comments on this Paper: Be the first to review this paper.