loading
Documents

Research.Publish.Connect.

Paper

Paper Unlock

Authors: Julien Tanguy 1 ; Jean-Luc Béchennec 2 ; Mikaël Briday 2 and Olivier H. Roux 2

Affiliations: 1 Espace Performance La Fleuriaye and Ecole Centrale de Nantes, France ; 2 Ecole Centrale de Nantes, France

ISBN: 978-989-758-038-3

Keyword(s): Real-Time Systems, Formal Modeling, Control, Logical Time, Software Synthesis.

Related Ontology Subjects/Areas/Topics: Application Domains ; Automotive Industry ; Domain-Specific Tools ; Dynamical Systems Models and Methods ; Formal Methods ; Mobile Software and Services ; Real-Time Systems ; Simulation and Modeling ; Simulation Tools and Platforms ; Telecommunications ; Wireless Information Networks and Systems

Abstract: The critical nature of hard real-time embedded systems leads to an increased usage of Model Based Design to generate a correct-by-construction code from a formal specification. If Model Based Design is widely used at application level, most of the low level code, like the device drivers, remains written by hand. Timed Automata are an appropriate formalism to model real time embedded systems but are not easy to use in practice for two reasons i) both hardware and software timings are difficult to obtain, ii) a complex infrastructure is needed for their implementation. This paper introduces an extension of untimed automata with logical time. The new semantics introduces two new types of actions: delayed action which are possibly avoidable, and ineluctable action which will happen eventually. The controller synthesis problem is adapted to this new semantics. This paper focuses specifically on the reachability problem and gives an algorithm to generate a controller.

PDF ImageFull Text

Download
Sign In Guest: Register as new SciTePress user now for free.

Sign In SciTePress user: please login.

PDF ImageMy Papers

You are not signed in, therefore limits apply to your IP address 54.174.43.27

In the current month:
Recent papers: 100 available of 100 total
2+ years older papers: 200 available of 200 total

Paper citation in several formats:
Tanguy, J.; Béchennec, J.; Briday, M. and Roux, O. (2014). Reactive Embedded Device Driver Synthesis using Logical Timed Models.In Proceedings of the 4th International Conference on Simulation and Modeling Methodologies, Technologies and Applications - Volume 1: SIMULTECH, ISBN 978-989-758-038-3, pages 163-169. DOI: 10.5220/0005040101630169

@conference{simultech14,
author={Julien Tanguy. and Jean{-}Luc Béchennec. and Mikaël Briday. and Olivier H. Roux.},
title={Reactive Embedded Device Driver Synthesis using Logical Timed Models},
booktitle={Proceedings of the 4th International Conference on Simulation and Modeling Methodologies, Technologies and Applications - Volume 1: SIMULTECH,},
year={2014},
pages={163-169},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0005040101630169},
isbn={978-989-758-038-3},
}

TY - CONF

JO - Proceedings of the 4th International Conference on Simulation and Modeling Methodologies, Technologies and Applications - Volume 1: SIMULTECH,
TI - Reactive Embedded Device Driver Synthesis using Logical Timed Models
SN - 978-989-758-038-3
AU - Tanguy, J.
AU - Béchennec, J.
AU - Briday, M.
AU - Roux, O.
PY - 2014
SP - 163
EP - 169
DO - 10.5220/0005040101630169

Login or register to post comments.

Comments on this Paper: Be the first to review this paper.