loading
Papers Papers/2022 Papers Papers/2022

Research.Publish.Connect.

Paper

Paper Unlock

Authors: Alexander Biedermann ; Thorsten Piper ; Lars Patzina ; Sven Patzina ; Sorin A. Huss ; Andy Schürr and Neeraj Suri

Affiliation: CASED - Center for Advanced Security Research Darmstadt, Germany

Keyword(s): System monitoring, Embedded HW/SW design, FPGA monitoring.

Related Ontology Subjects/Areas/Topics: Detection and Estimation ; Digital Signal Processing ; Embedded Communications Systems ; Instrumentation and Measurement ; Networking and Connectivity ; Sensors and Sensor Networks ; Telecommunications

Abstract: Today, state of the art technology allows a very dense integration of embedded HW/SW designs. As a consequence, more errors are introduced in these circuits that have to be observed during run-time. Adding monitors to a design enables the recognition of and the reaction to these threats, but, usually, monitors have to be developed for every individual FPGA design. Our approach provides generic IP cores that permit the monitoring of arbitrary hardware modules. Furthermore, by providing a central monitoring module, statements about the behaviour of the entire system can be made.

CC BY-NC-ND 4.0

Sign In Guest: Register as new SciTePress user now for free.

Sign In SciTePress user: please login.

PDF ImageMy Papers

You are not signed in, therefore limits apply to your IP address 18.221.41.214

In the current month:
Recent papers: 100 available of 100 total
2+ years older papers: 200 available of 200 total

Paper citation in several formats:
Biedermann, A.; Piper, T.; Patzina, L.; Patzina, S.; A. Huss, S.; Schürr, A. and Suri, N. (2011). ENHANCING FPGA ROBUSTNESS VIA GENERIC MONITORING IP CORES. In Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems - PECCS; ISBN 978-989-8425-48-5; ISSN 2184-2817, SciTePress, pages 379-386. DOI: 10.5220/0003353503790386

@conference{peccs11,
author={Alexander Biedermann. and Thorsten Piper. and Lars Patzina. and Sven Patzina. and Sorin {A. Huss}. and Andy Schürr. and Neeraj Suri.},
title={ENHANCING FPGA ROBUSTNESS VIA GENERIC MONITORING IP CORES},
booktitle={Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems - PECCS},
year={2011},
pages={379-386},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0003353503790386},
isbn={978-989-8425-48-5},
issn={2184-2817},
}

TY - CONF

JO - Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems - PECCS
TI - ENHANCING FPGA ROBUSTNESS VIA GENERIC MONITORING IP CORES
SN - 978-989-8425-48-5
IS - 2184-2817
AU - Biedermann, A.
AU - Piper, T.
AU - Patzina, L.
AU - Patzina, S.
AU - A. Huss, S.
AU - Schürr, A.
AU - Suri, N.
PY - 2011
SP - 379
EP - 386
DO - 10.5220/0003353503790386
PB - SciTePress

- Science and Technology Publications, Lda.
RESOURCES

Proceedings

Papers

Authors

Ontology

CONTACTS

Science and Technology Publications, Lda
Avenida de S. Francisco Xavier, Lote 7 Cv. C,
2900-616 Setúbal, Portugal.

Phone: +351 265 520 185 (National fixed network call)
Fax: +351 265 520 186
Email: info@scitepress.org

EXTERNAL LINKS

PRIMORIS

INSTICC

SCITEVENTS

CROSSREF

PROCEEDINGS SUBMITTED FOR INDEXATION BY:

dblp

Ei Compendex

SCOPUS

Semantic Scholar

Google Scholar

Microsoft Academic