

Ultra-Wideband Direct RF Sampling Transceiver Design

Ahcene Bellabas¹^a, Ammar Mesloub¹^b, Belaid Ghezali², Abdelmadjid Maali³^c and Tahar Ziani³

¹Lab. Traitement du Signal, Ecole Militaire Polytechnique, BP 17 Bordj El Bahri, Algeria

²Ecole Supérieure ALI CHABATI, Algiers, Algeria

³Lab. Systèmes Électroniques et Numériques, Ecole Militaire Polytechnique, BP 17 Bordj El Bahri, Algeria

Keywords: Direct RF Sampling, Radio Transceiver, Radar, UWB, FPGA, ADC, DAC.

Abstract: This paper focuses on the design and development of a direct RF sampling transceiver for ultra-wideband (UWB) radar applications. By directly synthesizing and capturing the desired signal, direct RF sampling simplifies the system and reduces analog components. It overcomes the limitations of heterodyne transceiver architecture, particularly the presence of harmonics and spurious signals at the mixer output. This approach enables digital processing and offers flexibility for system reconfiguration. Advanced techniques and concepts in radio transceiver design methodology are explored, discussing the constraints involved in meeting system requirements for optimal radar system performance. A design of a direct RF sampling transceiver architecture for given requirements set is proposed, which includes concise frequency planning, digital receiver design, and a direct RF waveform synthesis scheme. Furthermore, experimental results demonstrate the suitability of the proposed direct RF sampling transceiver for UWB radar applications.

1 INTRODUCTION

UWB radar has attracted significant attention in both military and civilian fields, particularly in the domains of target detection, imaging, and recognition (Li et al., 2020). It offers several advantages, including high range resolution, robust penetration, low power consumption, and strong anti-interference capabilities. These attributes make UWB radar highly valuable in applications such as precision radar imaging for see-through-the-wall technology, monitoring vital signs of the human body, and precise localization using time-of-arrival techniques (Taylor, 2020; Lim et al., 2019).

The UWB transceiver is the crucial component in UWB radar systems, enabling the transmission and reception of signals across a wide frequency range, enhancing system performance (Fang et al., 2022; Wang et al., 2021). Figure 1 illustrates a typical block diagram of a UWB radar transceiver, including both the transmitter and receiver sections. The transmitter section includes essential components such as a waveform generator, mixer, power amplifier, and an antenna. These elements work in conjunction to gen-

erate and transmit the UWB radar signals. The receiver section consists of an antenna, a low noise amplifier, a mixer, a band-pass filter, and a demodulator. These components are responsible for capturing and processing the incoming UWB radar signals, allowing for signal detection and further analysis.







Figure 1: A typical block diagram of a UWB radar transceiver.

To meet the increasing performance requirements, improve flexibility, and reduce design time of radio-frequency (RF) UWB transceivers, it is advantageous to develop a design that supports multiple frequency bands, various standards, and diverse applications (Khatri and Mishra, 2022; Saoudi and Ghariani, 2021; Johannsen et al., 2020). Therefore, the functionality is being migrated from analog hardware to Hardware Description Language (HDL) functions, which will be implemented on suitable digital hardware. This approach provides enhanced flexibility,

^a <https://orcid.org/0000-0002-2375-5364>

^b <https://orcid.org/0000-0002-3754-8382>

^c <https://orcid.org/0000-0003-3652-1943>

enabling the transceiver to be digitally configured to meet the current specifications, taking advantage of the availability of high-performance analog-to-digital converters (ADCs) and digital-to-analog converters (DACs). Several researches have been conducted on this framework, taking advantages of direct RF sampling solutions to achieve digital functions on radar systems (Furuichi et al., 2019; Siafarikas and Volakis, 2018; Haberl et al., 2017). However, as functionality is moved from analogue hardware to HDL functions on digital hardware, the ADC and DAC performance requirements increase drastically.

In this paper, a design and development of a direct RF sampling transceiver for UWB radar applications has been considered. We explore and discuss advanced techniques and concepts of the radio transceiver’s design methodology to meet design requirements and achieve radar system performances.

The main contributions of this paper can be summarized as follows:

- A concise frequency planning for both the direct RF waveform synthesis and direct RF sampling schemes in the UWB transceiver design, for a given design requirements;
- Hardware architecture design for the UWB transceiver including cascade analysis for the analog front-end part;
- Hardware implementation using digital logic for a compact RF generation and data capture system using high-speed data converters.

These contributions provide valuable insights and practical solutions for the design and implementation of UWB transceivers.

The reminder of this paper is organized as follows: Section 2 provides a summary of the main functions and design requirements set for the design and development of a UWB direct RF sampling transceiver. Section 3 presents the frequency plan that has been developed to optimize the performance of the system. It explains the approach taken to achieve optimal frequency utilization and minimize interference. Section 4 introduces the architecture of the UWB transceiver based on direct RF sampling. Section 5 focuses on the crucial parameters of the ADC and DAC in the direct RF sampling radar receiver and transmitter, respectively. Section 6 provides a detailed explanation of the various calculations and analyses conducted during the design process. Section 7 presents the hardware implementation of the signal generation and data capture components of the proposed UWB transceiver architecture, utilizing an FPGA board. Finally, conclusions are drawn in section 8.

2 MAIN FUNCTIONS AND DESIGN REQUIREMENTS

The transceiver is mainly used to generate the radar excitation signal, process the received echo signals, and converts the RF analog echoes into digital signals at the baseband (Mohammadi and Ghannouchi, 2012). Its main functions, based on the system design requirements, include:

- Processing the low-power echo signal from the antenna into baseband digital In-phase and Quadrature (IQ) signals. This involves filtering, amplification, frequency conversion, A/D sampling, and digital demodulation (DDC: Digital Down Conversion);
- Transmitting the echo data (baseband digital IQ), timing signals, and control instructions to the radar signal processing system;
- Generating the required excitation signals at the radar’s operating frequency with the appropriate waveform to meet the specific radar application requirements.

Depending on the requirements of the radar application, we have to design the UWB direct RF sampling transceiver architecture as a real-time processing system with high dynamic range, low noise, and good harmonics and Spurs Rejection. Key system design requirements set are summarized in Table 1.

Table 1: Design Requirements.

Parameter	Value
Operating frequency range	[3.1-3.8] GHz
Signal bandwidth	700 MHz
Transmitting output power	≥ 7 dBm
Noise figure	≤ 10 dB
Dynamic range	≥ 80 dB
A/D resolution	≥ 14 Bits
Harmonics/Spurs rejection	≥ 55 dB

3 DRAWING UP THE FREQUENCY PLAN

System designers are moving toward direct RF sampling to reduce system size and power by removing an entire down-conversion stage. In this case, the instantaneous bandwidth B can be smaller than the ADC’s Nyquist zone and frequency planning can help to optimize system performance (Siafarikas and Volakis, 2020).

We begin by selecting the appropriate sampling frequency for the receiver section of the transceiver.

Drawing up a frequency plan for a direct RF sampling receiver consists mainly on choosing the adequate ADC sampling rate (F_S). The RF sub-sampling architecture utilizes the band-pass sampling theorem, as described in (Shawn R. German, 2020). By applying equations (1) and (2), we set up a table of possible sampling frequencies for the proposed direct RF sampling receiving scheme (Table 2).

$$2\frac{F_H}{N} \leq F_S \leq 2\frac{F_L}{N-1} \quad (1)$$

$$2 \leq N \leq \frac{F_H}{F_H - F_L} \quad (2)$$

where $F_H = 3.8$ GHz, $F_L = 3.1$ GHz and N is the Nyquist zone index. In Table 2, $F_{Smin} = \frac{2F_H}{N}$ and $F_{Smax} = \frac{2F_L}{(n-1)}$.

Table 2: Possible sampling frequencies

N	F_{Smin} (MHz)	F_{Smax} (MHz)
2	3800	6200
3	2522	3100
4	1900	2066
5	1520	1550

According to equation (2), there are four (04) available zones for selecting the appropriate sampling frequency from the range $[F_{Smin} - F_{Smax}]$ defined in the above table. Several key design considerations need to be taken into account, including design feasibility, availability of ADC products in the market, ADC performance, and analysis of frequency plan charts for different sampling frequencies. In this case, we have chosen a sampling rate of 2.6 Gsps for the receiving part, which corresponds to the RF operating band located in the 3rd Nyquist zone ($N=3$). This ensures that the band of interest is folded into the first Nyquist zone $[0, \frac{F_S}{2}]$, and the half sampling rate is higher than the operating band ($\frac{F_S}{2} > B = 700$ MHz). Figure 2 demonstrates that the frequency plan setup results in a clean spectrum, ensuring more than 70 dB overlapping harmonics and spurs rejection within the desired signal bandwidth. The required instantaneous bandwidth, $B = 700$ MHz, can be easily achieved using this frequency plan.

For the transmitting part of the transceiver, the optimal solution for selecting the sampling rate for the DAC is to choose an $\frac{n}{m}$ multiple of 2.6 GHz, where n and m are positive integers. In this case, we consider $F_S = 7.8$ GHz, taking into account various design considerations. It is important to ensure that the following condition, expressed in equation (3), is satisfied (Symons, 2013)

$$F_S \geq \frac{5}{2}(F_H + \frac{B}{2}) \quad (3)$$




Figure 2: Frequency plan chart for A/D conversion on receiving at @2.6 Gsps sampling rate.

Figure 3 shows that the frequency plan set-up, for the transmitting part, leads clean spectrum, ensuring more than 70 dB overlapping harmonics and spurs rejection within the desired signal bandwidth.

For the receiving scheme, the chosen frequency plan involves down-converting the RF band [3.1-3.8] GHz to the [0.5-1.2] GHz band through analog-to-digital conversion using an ADC. Then, the instantaneous band is further down-converted to the base-band using the DDC. For the transmitting scheme, the direct RF sampling synthesis process is achieved by up-converting the base-band signal bandwidth to the RF band [3.1-3.8] GHz using the Quadrature Digital Up-Converter (QDUC) process and D/A conversion through a high sample rate DAC.




Figure 3: Frequency plan chart for UWB waveform generation @7.8 Gsps sampling rate.

4 HARDWARE ARCHITECTURE

In traditional signal waveform transmission, a homodyne or superheterodyne architecture, involving mixing and filtering stages, has been utilized to shift the signal from the baseband to the RF center frequency (Röjssel, 2013). However, by employing an RF DAC, as depicted in Figure 4, the frequency trans-

lation functions of the signal chain are moved to the digital domain. This eliminates the need for mixers, IF filters, and Local Oscillators (LO) in the analog signal chain, enabling direct synthesis at the working frequency band.

The DAC operates at a conversion rate of 7.8 Gsps, ensuring that the output signal falls within the first Nyquist zone of the DAC and avoids harmonic distortion (Chuang et al., 2022). This placement allows sufficient separation between transceiver’s frequency band and the second Nyquist image band. The relaxed frequency planning is made possible by the frequency multiplying Phase-Locked Loop (PLL) integrated within the RF DAC, which generates the required 7.8 Gsps conversion rate. As a result, the DAC output is directly within the [3.1-3.8] GHz frequency band.

As shown in Figure 4, the excitation signal generation chain consists of a DAC, two Band Pass Filter (BPF), a Low Pass Filter (LPF), and two amplifiers. The amplifiers are configured to achieve the minimum required signal output power of the transceiver, while the LPF is used to attenuate the high-order harmonics generated by the amplifiers.




Figure 4: Direct RF Sampling based transceiver architecture.

In the designed receiving path, the RF signal is directly digitized by the ADC and sent to the FPGA for processing. The chosen ADC includes Digital Down Conversion (DDC) for post-processing. This approach simplifies the hardware design, making it more flexible and cost-effective. Using digital hardware avoids IQ amplitude and phase imbalance problems, which can generate unwanted image and DC signals (Siafarikas and Volakis, 2020; Shawn R. German, 2020; Li, 2014).

The receiving part consists of two RF amplifiers, an attenuator for Sensitivity Time Control (STC), a BPF, a transformer, two attenuators and an RF ADC device. The amplifiers’ gain is adjusted to meet the receiver system’s high dynamic range requirements

and maximize the linear dynamic range of the ADC input (Texas-Instruments, 2017). The BPF is a filter with 700 MHz bandwidth, effectively removing out-of-band noise. The overall hardware design is characterized by simplicity, low PCB layout complexity, and lower design cost (Lewis et al., 2019). The two attenuators are placed before the input of the ADC to reduce overall gain and enhance return loss. The transformer facilitate single-ended to differential conversion with proper differential balance and ensure impedance matching between the 50 Ω characteristic impedance and the 100 Ω differential input resistance of the ADC. The second amplifier is a linear amplifier with increased drive capability to directly drive the ADC device, thereby improving the total noise figure. This approach is commonly employed to mitigate the impact of high noise figure in the ADC (Kester, 2014). The LPF, placed after the amplifier, serves to eliminate high-power harmonics introduced by the amplifiers before the A/D process. Note that the Single Pole Double Throw (SP2T) switch is introduced to make some common components for both transmitting and receiving modes.

The hardware architecture of the designed RF sampling transceiver is based on an FPGA device. Thus, several crucial functions will be implemented and executed within the FPGA. The key HDL-based functions are as follows:

1. **Waveform Generation Process**

This function primarily involves the utilization of a DAC device, which is controlled and configured in real-time using HDL-based functions. These functions include:

- Waveform library definition function;
- Generation of DAC patterns and configuration using the JESD204B-TX interface;
- Generation of timing and synchronization signals for the specific radar application.

2. **ADC Data Capture**

The FPGA device captures the digital data from the ADC for further digital processing. The selected ADC utilizes the JESD204B-RX interface, which needs precise configuration and HDL implementation (Grace et al., 2021). Several parameters need to be carefully considered, including the ADC sampling rate (F_S), ADC resolution, IQ signal bandwidth, and decimation factor.

5 KEY COMPONENTS SELECTION

The key component in the direct RF sampling receiving part is the ADC, which has a resolution of 14 bits and a sampling rate of 2.6 Gsps. The selected ADC is designed to support applications that involve direct sampling of wide bandwidth analog signals up to 5 GHz. The key RF ADC parameters are:

- Resolution: 14 Bits;
- Sampling rate: 2.6 Gsps;
- 5 GHz analogue input full-scale power bandwidth;
- SFDR (Spurious Free Dynamic Range): 70 dB (at working frequency band);
- SNR (Signal to Noise Ratio): 60 dB (at working frequency band);
- On-chip DDC: Offers more flexibility for FPGA-based Data;
- JESD204B-based high-speed serialized output.

The key component in the direct RF sampling transmitting part is the DAC, which has a resolution of 14 bits, and a sampling rate of 9 Gsps. The selected RF DAC converter offers key parameters that make it suitable for applications involving direct sampling of digital waveform synthesis up to 4.5 GHz. The following are the factors that influenced the selection of this particular converter:

- Resolution: 14 Bits;
- Sampling Rate: 9 Gsps;
- Includes RF Sampling Direct Digital Synthesis (DDS);
- Utilizes JESD204B-based high-speed configuration interface, resulting in low PCB layout complexity and enabling high sampling rate and wide-band pattern generation;
- Supports both DDS and DUC operations.

6 DESIGN ANALYSIS

RF transceiver system designers are experiencing a shift from the commonly used heterodyne architecture to a direct RF-sampling approach (Siafarikas and Volakis, 2020). In traditional receivers, the selection of the ADC is based on key specifications such as SNR and spurious-free dynamic range (SFDR). However, in direct RF-sampling receiving part, designers prioritize the impact of the RF ADC on the receiver system's noise figure (NF) instead (Kester, 2014).

6.1 Transmitting Power Gain and Excitation Power

The analysis of the transmitting path gain cascade begins at the output of the DAC, where the power is measured to be -4 dBm. However, the system design requirements specify that the excitation signal should not be lower than $P_{min} = 7$ dBm. Therefore, an overall cascade gain of 11 dB is necessary to achieve the desired output power of 7 dBm at the end of the transmitting path in the transceiver. Figure 5 illustrates the final design and provides a distribution of the gain along the transmitting path.




Figure 5: Lineup analysis for transmitting path gain and excitation signal power.

6.2 ADC Noise Figure

In this section, we calculate the noise figure of the ADC by using equation 4, similar to the approach employed in the RF sampling receiver study conducted by (Shawn R. German, 2020).

$$F = \frac{SNR_{in}}{SNR_{out}} = \frac{\frac{S_I}{N_I}}{\frac{GS_I}{(N_I + N_A) \times G}} = 1 + \frac{N_A}{N_I} \quad (4)$$

where:

- N_I represents the noise into the ADC, which is equal to KT and has a value of -174 dBm/Hz. Here, K is Boltzmann's constant (1.3810^{-23} J/K) and T is the temperature (290 °K);
- N_A refers to the ADC noise power and can be calculated using the following equation

$$N_A = P_{max} - 1 - SNR_A - 10 \log_{10} \left(\frac{F_S}{2} \right) \text{ dBm/Hz} \quad (5)$$

where, P_{max} is the full-scale power into the ADC, SNR_A is the SNR of the ADC provided by ADC manufacturers though.

Considering the selected 14-bit ADC with $F_S = 2.6$ Gsps, an input impedance of $R_{in} = 100 \Omega$, an SNR_A of 60 dBc, a P_{max} of 13 dBm, then:

$$N_A = -139 \text{ dBm/Hz}$$

To use equation 4, we need to convert the values of N_I and N_A into their linear equivalents

$$F = 1 + 10^{((-139+174)/10)} = 3163 \quad (6)$$

Thus, the ADC noise figure is

$$NF = 10\log_{10}(3163) = 35 \text{ dB.} \quad (7)$$

6.3 Receiver Noise Figure and Receiver Gain

Using the Friis formula for the cascade of noise figure (Shawn R. German, 2020), the resulting receiver noise figure is 8.82 dB (Figure 6), which satisfies the design requirements of being less than 10 dB. The specifications for this design aim for even lower noise figures, preferably around 2 dB or less, for the complete receiving path, from the antenna to the ADC, including the RF front-end. Achieving such performance is possible by carefully selecting the front-end LNA positioned between the antenna and the designed transceiver shown in Figure 4.




Figure 6: Lineup analysis for receiving path noise figure and receiving gain.

Figure 6 shows the lineup of the receiving path and provides an overview of the gain distribution. To achieve a linear dynamic range of 55 dB and a full-scale ADC power input of 13 dBm, a required gain of 35 dB is specified. This target gain of 35 dB can be easily achieved by the configuration of the receiving path lineup.

6.4 Dynamic Range

In this section, the dynamic range is calculated using the same approach conducted by (Wu, 2019). The receiving path is required to have a dynamic range greater than 80 dB, taking into account the STC function. For the selected ADC, operating at its maximum

sampling rate, the maximum allowable signal power at the input is 13 dBm, ensuring SNR_A of 60 dB. Thus, the noise power is calculated as $N_b = 13 - 60 = -47 \text{ dB}$. When designing for a 55 dB output dynamic, the minimum noise level at the ADC input is $N_{b_min} = 13 - 55 = -42 \text{ dB}$, which is higher than -47 dB. Therefore, the linear input dynamic of the ADC satisfies the requirement of a linear output dynamic greater than 55 dB. Equation 8 provides the equivalent noise power at the input of the receiving part, with NF of 8.82 dB

$$N_i = -114 + 10\log_{10}(700) + 8.82 = -77 \text{ dBm} \quad (8)$$

The gain of the receiving part is 35 dB. The maximum power at the input of the ADC is 13 dBm, therefore the maximum power at the input of the receiving path is

$$P_{in_max} = 13 - 35 = -22 \text{ dBm} \quad (9)$$

In addition, considering the maximum attenuation of the STC function as 31 dB, the dynamic range of the digital receiver can be calculated as follows

$$DR = -22 - (-77) + 31 = 86 \text{ dB} \quad (10)$$

This result meets the requirement on the dynamic range of the receiving part, which must be greater than 80 dB.

7 HARDWARE IMPLEMENTATION

The compact RF signal generation and data capture system implemented on the FPGA, associated with DAC and ADC, represents the core element of the proposed transceiver architecture (Figure 4) by integrating it with the designed analog front-end discussed previously.

In this section, we present a hardware implementation of the signal generation and data capture part of the proposed UWB transceiver architecture on an FPGA board, utilizing a DAC to generate a UWB RF signal within the frequency range of 3.1 to 3.8 GHz, and an ADC to convert the generated RF signal back to the digital domain, enabling further processing on the same FPGA board (Figure 7). Finally, we will plot the spectrum of the captured data for visualization and analysis.

Using an FPGA's programmable logic, we can implement custom logic to generate the desired RF signal within [3.1-3.8] GHz frequency range. The FPGA communicates with the DAC through high-speed serial interface, to send digital samples representing the RF waveform. For this application, a DAC with a 7.8 Gbps sampling rate is used to ensure accurate UWB




Figure 7: UWB direct RF sampling architecture for signal generation and data capture.

RF signal generation. The implemented logic on the FPGA provides the necessary configuration and control signals to the DAC, ensuring proper synchronization.

The spectrum of the generated signal is depicted in Figure 8 saved from a spectrum analyzer, and the occupied bandwidth of the signal was measured to be 704 MHz using the same spectrum analyzer, as shown in Figure 9.




Figure 8: Spectrum of the generated UWB RF signal.




Figure 9: Occupied bandwidth of the generated UWB RF signal.

After generating the UWB RF signal, it can be converted back into digital samples using the ADC,




Figure 10: Spectrum of the captured UWB RF signal data.

and captured on the FPGA board. The ADC receives the analog RF signal, digitizes it by sampling at 2.6 Gsps, and forwards the captured data to the FPGA for further processing. The ADC converts the RF signal and preserve its characteristics during the conversion process according to the design parameters discussed above. The FPGA board configures and controls the ADC, ensuring synchronization with the RF signal generation and the accurate capture of the converted data. These data are sent to the computer to plot the spectrum presented on the Figure 10.

The RF signal generation and data capture system implemented on the FPGA, associated with the DAC and ADC, can have many practical applications by combining it with a suitable RF analog front-end. The integration of the FPGA, DAC, and ADC enables the implementation of a powerful RF signal generation and capture system.

8 CONCLUSION

This paper presented a complete design and development of a direct RF sampling transceiver for UWB radar applications. Direct digitization in the RF domain overcomes issues related to DC offsets, image signals, frequency-dependent components, and sources of noise and errors, such as LO leakage and IQ amplitude and phase imbalance. To do so, much faster data converters, ADC and DAC, are required.

The paper provides a concise frequency planning for both the direct RF waveform synthesis and direct RF sampling schemes in the UWB transceiver design, meeting the given design requirements. This frequency planning plays a crucial role in optimizing the system's performance and minimizing interference. Furthermore, the hardware architecture of the UWB direct RF sampling transceiver is designed, incorporating cascade analysis for the analog front-end part to optimize its performance. This analysis

enables us to carefully select and configure the components in the receiving and transmitting paths, ensuring efficient signal generation and accurate data capture. Moreover, the successful implementation of the designed compact RF signal generation and data capture on an FPGA, using high-speed data converters, showcases the practicality and feasibility of the proposed design.

This work provides valuable insights and practical solutions for designing and implementing UWB direct RF sampling transceivers, making it a valuable resource for radar technology researchers and engineers. Future research should focus on integrating hardware implementation of the signal generation and data capture part with the designed analog front-end for testing and validating the design.

REFERENCES

- Chuang, K., Yektaai, H., McLaurin, D., and Mayer, C. (2022). Radio challenges, architectures, and design considerations for wireless infrastructure: Creating the core technologies that connect people around the world. *IEEE Microwave Magazine*, 23(12):42–59.
- Fang, Z., Wang, W., Wang, J., Liu, B., Tang, K., Lou, L., Heng, C.-H., Wang, C., and Zheng, Y. (2022). Integrated wideband chip-scale rf transceivers for radar sensing and uwb communications: A survey. *IEEE Circuits and Systems Magazine*, 22(1):40–76.
- Furuichi, T., Motoyoshi, M., Kameda, S., and Suematsu, N. (2019). A study on direct rf undersampling receiver configuration considering timing skew spurs using time-interleaved adc. In *2018 Asia-Pacific Microwave Conference, APMC 2018 - Proceedings*, Asia-Pacific Microwave Conference Proceedings, APMC, pages 1525–1527. Institute of Electrical and Electronics Engineers Inc.
- Grace, C. R., Fong, E., Gnani, D., Stezelberger, T., and Denes, P. (2021). A 24-channel digitizer with a jesd204b-compliant serial interface for high-speed detectors. *IEEE Transactions on Nuclear Science*, 68(4):426–433.
- Haberl, M., Sanftl, B., Trautmann, M., Weigel, R., and Koelpin, A. (2017). A direct rf-to-baseband quadrature subsampling receiver using a low cost adc. In *2017 IEEE Radio and Wireless Symposium (RWS)*, pages 144–146. IEEE.
- Johannsen, N. L., Peitzmeier, N., Hoehner, P. A., and Mantteuffel, D. (2020). On the feasibility of multi-mode antennas in uwb and iot applications below 10 ghz. *IEEE Communications Magazine*, 58(3):69–75.
- Kester, W. (2014). Adc noise figure—an often misunderstood and misinterpreted specification. *Analog Devices*.
- Khatri, R. and Mishra, D. (2022). Fully optimized ultra wideband rf receive front end. *Jordanian Journal of Computers and Information Technology*, 8(2).
- Lewis, K., Taft, R., Bodem, A., Hoehn, T., Schmitz, P., Nair, V., Savic, F., Childs, M., Kramer, P., Sandner, J., and Guibord, M. (2019). Single event effects testing for the adc12dj3200qml-sp 12-bit, dual 3.2-gsps single 6.4-gsps, rf-sampling, jesd204b, analog-to-digital converter (adc). In *2019 IEEE Radiation Effects Data Workshop*, pages 1–6.
- Li, J., Zhang, Q., and Zheng, G. (2020). Research on ultra-wideband radar target recognition method. In *Journal of Physics: Conference Series*, volume 1651, page 012194. IOP Publishing.
- Li, Y. (2014). *In-Phase and Quadrature Imbalance: Modeling, Estimation, and Compensation*. SpringerBriefs in Electrical and Computer Engineering.
- Lim, S., Lee, S., Jung, J., and Kim, S.-C. (2019). Detection and localization of people inside vehicle using impulse radio ultra-wideband radar sensor. *IEEE Sensors Journal*, 20(7):3892–3901.
- Mohammadi, A. and Ghannouchi, F. M. (2012). *RF transceiver design for MIMO wireless communications*, volume 145. Springer Science & Business Media.
- Röjssel, P. (2013). Rf mems-based wireless architectures and front-ends. In *Handbook of MemS for Wireless and Mobile Applications*, pages 207–224. Elsevier.
- Saoudi, H. and Ghariani, H. (2021). A digitally controlled multichannel spectrally efficient low-power transceiver for ultra-wideband cognitive radio applications. *Journal of Circuits, Systems and Computers*, 30(12):2150208.
- Shawn R. German, O. B. (2020). Basic radar analysis.
- Siafarikas, D. and Volakis, J. L. (2018). Direction finding of ultra-wideband signals using direct rf sampling. In *2018 IEEE International Symposium on Antennas and Propagation, USNC/URSI National Radio Science Meeting*, pages 1789–1790. IEEE.
- Siafarikas, D. and Volakis, J. L. (2020). Toward direct rf sampling: Implications for digital communications. *IEEE Microwave Magazine*, 21(9):43–52.
- Symons, P. (2013). *Digital waveform generation*. Cambridge University Press.
- Taylor, J. D. (2020). Ultra-wideband radar overview. In *Introduction to ultra-wideband radar systems*, pages 1–10. CRC Press.
- Texas-Instruments (May 2017). Direct rf-sampling radar receiver for l-, s-, c- and x-band using adc12dj3200 reference design.
- Wang, B., Song, H., Rhee, W., and Wang, Z. (2021). Overview of ultra-wideband transceivers—system architectures and applications. *Tsinghua Science and Technology*, 27(3):481–494.
- Wu, J. (2019). *Advanced Metric Wave Radar*. Springer.