# **EuclidNets: Combining Hardware and Architecture Design for Efficient Training and Inference**

Mariana Oliveira Prazeres<sup>1,2</sup><sup>1</sup>, Xinlin Li<sup>2</sup>, Adam Oberman<sup>1</sup><sup>1</sup>, and Vahid Partovi Nia<sup>2</sup>

<sup>1</sup>Department of Mathematics and Statistics, McGill University, Montreal, Canada <sup>2</sup>Huawei Noah's Ark, Montreal, Canada

Keywords: Neural Network Compression, Hardware-aware Architectures.

Abstract: In order to deploy deep neural networks on edge devices, compressed (resource efficient) networks need to be developed. While established compression methods, such as quantization, pruning, and architecture search are designed for conventional hardware, further gains are possible if compressed architectures are coupled with novel hardware designs. In this work, we propose EuclidNet, a compressed network designed to be implemented on hardware which replaces multiplication, wx, with squared difference  $(x - w)^2$ . EuclidNet allows for a low precision hardware implementation which is about twice as efficient (in term of logic gate counts) as the comparable conventional hardware, with acceptably small loss of accuracy. Moreover, the network can be trained and quantized using standard methods, without requiring additional training time. Codes and pre-trained models are available.

## **1 INTRODUCTION**

While the majority of deep neural networks are designed to be implemented on GPUs, they are increasingly being deployed on edge devices, such as mobile phones. These edge devices require compressed (more efficient), *hardware aware* architectures, due to memory and power constraints (Benmeziane et al., 2021), which seeks to compress the architecture for a given hardware design (e.g. GPU or lower precision chips). However, special-purpose hardware is being designed with neural network inference in mind. This leads to a new problem formulation which we study here: *design an efficient hardware architecture which allows networks to be trained on GPUs, then implemented on the hardware.* 

The combined problem of hardware and network design is complex, and the precise measurement of efficiency is both device and problem specific, taking into account latency, memory, energy consumption. Here we deliberately oversimplify the problem in order to make it tractable, by addressing a fundamental element of hardware cost. As a coarse surrogate efficiency, we use the number of logic gates required to implement an arithmetic operation on chip. While this is very coarse, and full costs will depend on other aspects of hardware implementation, it nevertheless represents a fundamental unit of cost in hardware design (Hennessy and Patterson, 2011).

In a standard architecture, weights are multiplied by inputs, so the fundamental operation is multiplication  $S_{\text{conv}}(x, w) = wx$ . In our work, we replace multiplication with the EuclidNet operator,

$$S_{\text{euclid}}(x,w) = -\frac{1}{2}|x-w|^2.$$
 (1)

which combines a difference with a squaring operator. We will refer to the family of networks that use (1) as EuclidNets. EuclidNets are a compromise between standard architecture, and AdderNets (Chen et al., 2020), which remove multiplication entirely, but at the cost of a significant loss of accuracy as well as difficulty training. Replacing multiplication with squaring is about half the cost (on chip), depending on the number of bits used to represent the integer. The feature representation of each of the architectures is illustrated in Figure 1. EuclidNets can be implemented on 8-bit precision without loss of accuracy, see Table 1.

The squaring operator is cheaper (in terms of logic gates) than multiplication and can be reduced to a tiny look up table if run on integer values. (Baluja

Prazeres, M., Li, X., Oberman, A. and Nia, V.

EuclidNets: Combining Hardware and Architecture Design for Efficient Training and Inference. DOI: 10.5220/0010988500003122

In Proceedings of the 11th International Conference on Pattern Recognition Applications and Methods (ICPRAM 2022), pages 141-151 ISBN: 978-989-758-549-4: ISSN: 2184-4313

<sup>&</sup>lt;sup>a</sup> https://orcid.org/0000-0003-4422-7875

<sup>&</sup>lt;sup>b</sup> https://orcid.org/0000-0002-4214-7364

<sup>&</sup>lt;sup>c</sup> https://orcid.org/0000-0001-6673-4224

Copyright © 2022 by SCITEPRESS - Science and Technology Publications, Lda. All rights reserved

et al., 2018; Covell et al., 2019) prove replacing look up table can replace actual float computing, but results in practice do not translate to inference speed-up (Kersner, 2019). Works such as LookNN in (Razlighi et al., 2017) take the first step in designing hardware for look up table use. On a low precision chip, we can compute  $S_{\text{euclid}}$  for about half the cost as  $S_{\text{conv}}$ , because hardware efficiencies for squaring two a fixed precision integer more than offsets the additional cost of a difference. At the same time, the network does not lose expressivity, as explained below. To summarize, we make the following contributions

- We design an architecture based on replacing the multiplication  $S_{\text{conv}}(x, w) = wx$  by the squared difference (1). Quantized networks using this operation require about half the cost (measured by gate operators) on a custom chipset.
- These networks are just as expressive as convolutional networks. In practice, they have comparable accuracy (drop of less than 1 percent on ImageNet on ResNet50 going from full precision convolutional to 8-bit Euclid).
- In contrast to other network compression techniques, we can train and quantize these networks on GPUs without additional cost or difficulty.

## 2 CONTEXT AND RELATED WORK

Neural compression comes at the cost of a loss of accuracy, and may also increase training time (to a greater extent on quantized networks) (Frankle and Carbin, 2018). Part of the drop in accuracy comes simply from decreasing model size, which is required for IoT and edge devices (Wu et al., 2019). Some of the most common neural compression methods include pruning (Reed, 1993), quantization (Guo, 2018), knowledge distillation (Hinton et al., 2015), and efficient design (Iandola et al., 2016; Howard et al., 2017; Zhang et al., 2018; Tan and Le, 2019). Here we focus on a small, unorganized sub-field of compression, that optimizes mathematical operations in the network. This approach can be combined successfully with common other compression methods like quantization (Xu et al., 2020).

The most natural approach is low bit quantization (Guo, 2018). The inference gains improves with lowering bit size, at the cost of accuracy drop and longer training. In the extreme case of binary networks, operations have negligible cost at inference but exhibits a considerable accuracy drop (Hubara et al., 2016). Knowledge distillation (Hinton et al., 2015) consists of transferring information form a larger teacher network to a smaller student network. The idea is easily extended by thinking of information transfer between different similarity measures, which (Xu et al., 2020) explore in the context of AdderNets. Knowledge distillation is an uncommon training procedure and requires extra implementation effort. EuclidNet keeps the accuracy without knowledge distillation. We suggest a straightforward training using a smooth transition between common convolution and Euclid operation.

## 3 NETWORK ARCHITECTURE AND SIMILARITY OPERATORS

Consider an intermediate layer of a neural network with input  $x \in \mathbb{R}^{H \times W \times c_{\text{in}}}$  and output  $y \in \mathbb{R}^{H \times W \times c_{\text{out}}}$ where H, W are the dimensions of the input feature, and  $c_{\text{in}}, c_{\text{out}}$  the number of input and output channels, respectively. For a standard convolutional network, represent the transformation from input to output via weights  $w \in \mathbb{R}^{d \times d \times c_{\text{in}} \times c_{\text{out}}}$  as

$$y_{mnl} = \sum_{i=m}^{m+d} \sum_{j=n}^{n+d} \sum_{k=0}^{c_{in}} x_{ijk} w_{ijkl}$$
(2)

Setting d = 1 recovers the fully-connected layer. We can abstract the multiplication of the weights  $w_{ijkl}$  by  $x_{ijkl}$  in the equation above by using a similarity measure  $S : \mathbb{R} \times \mathbb{R} \to \mathbb{R}$ . The convolutional layer corresponds to

$$S_{\text{conv}}(x,w) = xw.$$

In our work, we replace  $S_{\text{conv}}$  with  $S_{\text{euclid}}$ , given by (1). A number of works have also replaced the multiplication operator in a neural network. The most relevant work is the AdderNet of (Chen et al., 2020), which instead uses

$$S_{\text{adder}}(x,w) = -|x-w|. \tag{3}$$

replacing multiplication by the absolute value of the difference. This operation can be implemented very efficiently on a custom chipset: subtraction and absolute value of a different of *n*-bit integers cost order *n* gate operations, compared to order  $n^2$  for multiplication  $S_{\text{conv}}(x, w) = xw$ . However, AdderNet comes with a significant loss in accuracy, and is difficult to train.

# 3.1 Other Measures of Similarity in Neural Network Architectures

The idea of replacing multiplication operations to save resources within the context of neural networks



Figure 1: Feature representation of traditional convolution with S(x, w) = xw (left), AdderNet S(x, w) = -|x - w| (middle), EuclidNet  $S(x, w) = -\frac{1}{2}|x - w|^2$  (right).

Table 1: Euclid-Net Accuracy with full precision and 8-bit quantization: Results on ResNet-20 with Euclidean similarity for CIFAR10 and CIFAR100, and results on ResNet-18 for ImageNet. Euclid-Net achieves comparable or better accuracy with 8-bit precision, compared to the standard full precision convolutional network.

			1	lop-1 accurac	y
Network	Quantization	Chip Efficiency	CIFAR10	CIFAR100	ImageNet
c	Full precision	×	92.97	68.14	69.56
Sconv	8-bit	1	92.07	68.02	69.59
C	Full precision	×	93.32	68.84	69.69
Seuclid	8-bit	1	93.30	68.78	68.59
C	Full precision	×	91.84	67.60	67.0
Sadder	8-bit	1	91.78	67.60	68.8
BNN	1-bit		84.87	54.14	51.2

dates back to 1990s. Equally motivated by computational speed-up and hardware requirement minimization, (Dogaru and Chua, 1999) define perceptrons that use the synapse similarity,

$$S_{\text{synapse}}(x, w) = \operatorname{sign}(x) \cdot \operatorname{sign}(w) \cdot \min(|x|, |w|), \quad (4)$$

which is cheaper than multiplication.

Although (4) has not been experimented with in modern models and datasets, (Akbaş et al., 2015) introduced a slight variation, the multiplication-free operator,

$$S_{\rm mfo}(x,w) = \operatorname{sign}(x) \cdot \operatorname{sign}(w) \cdot (|x| + |w|)).$$
(5)

Note that both (4) and (5) induce the  $l_1$ -norm. (Mallah, 2018) explains that the updated design choice allows contributions from both operands x and w. (Afrasiyabi et al., 2018) studies the similarity in image classification on CIFAR10. Other applications of (5) include (Badawi et al., 2017).

(You et al., 2020) further combines this similarity with a bit-shift, and claims an improved accuracy with negligible added cost. However, the plotted results for AdderNet appear lower than those reported in (Chen et al., 2020). Another follow-up work uses knowledge distillation to further improve the accuracy of Adder-Nets (Xu et al., 2020). Instead of simply replacing the similarity on the summation, there is also the possibility to replace the full expression on (2). (Limonova et al., 2020a; Limonova et al., 2020b) approximate the activation of a given layer with an exponential term. Unfortunately, it only leads to speed-up in certain cases and, in particular, it does not improve CPU inference time. Reported accuracy on benchmark problems is also lower than the typical baseline.

In a recent work, (Mondal et al., 2019) used three layer morphological neural networks for image classification. Morphological neural networks were introduced in 1990s by (Davidson and Ritter, 1990) and use the notion of erosion and dilation to replace (2):

$$\operatorname{Erosion}(x,w) = \min_{j} S(x_{j},w_{j}) = \min_{j} (x_{j}-w_{j}),$$
  
Dilation $(x,w) = \max_{i} S(x_{j},w_{j}) = \max_{i} (x_{j}+w_{j}).$ 

The authors propose two methods of stacking layers to expand networks, but admit the possibility of overfitting and difficult training issues, casting doubt on scalability of the method.



Figure 2: Comparison of the number of logic gates (*y*-axis) as a function of the number of bits (*x*-axis) EuclidNet compared with the standard ConvNet.

## 4 THEORETICAL RESULTS FOR EuclidNets

## 4.1 Expressivity of the EuclidNet Network

Networks using the EuclidNet operation as just as expressive as those using multiplication, thanks to the polarization identity,

$$S_{\text{conv}}(x,w) = S_{\text{euclid}}(x,w) - S_{\text{euclid}}(x,0) - S_{\text{euclid}}(0,w)$$

which means that any multiplication operation can be expressed using only Euclid operations.

# 4.2 Logic Gate Cost for EuclidNet Compared to ConvNet (multiplication)

The above similarity may not come across immediately as an improved choice on the cost of convolutions. It requires personalized hardware to obtain gains in inference speed like the other similarities. For example, in a typical architecture, the cost of addition is very close to multiplication, and squaring is usually not considered distinctly from multiplication (Limonova et al., 2020a, Table III). Hence, first we discuss what these gains are theoretically. As for training, unlike other competitors such as AdderNet that embodies a considerable slow training, we implement the Euclid similarity in a way that is only slightly slower than  $S_{conv}$ .

Here we provide a brief theoretical analysis of basic binary operations on custom hardware that is optimized for model inference. Assuming equal cost between AND, XOR and OR gates, we first compute the cost of gate-level integer operations, defined in Appendix 7.3. See Figure 2 The following formula gives the gate count of *n*-bit operations:

$$S_{\text{conv}} = 6n^2 - 8n + 3$$
$$S_{\text{euclid}} = 3n^2 + n/2 - 3$$

(with a minor modification to the second formula to  $3n^2 + n/2 - 3/2$  when *n* is odd), refer to Table 6.

The hardware implementation of an *n*-bit adder is implemented using one half-adder and n - 1 fulladders. A half-adder circuit is made up of 1 XOR gate and 1 AND gate, while the full-adder circuit requires 2 XOR gates, 2 AND gates and 1 OR gate. Therefore, the cost of an *n* bit addition is 5n - 3.

There are  $n^2$  AND gates for *n*-bit element wise multiplications. A common architecture usually include (n-1) *n*-bit adders besides the  $n^2$  AND gates. One *n*-bit adders is composed of one half-adder and n-1 full-adders. Hence the cost of multiplication is  $6n^2 - 8n + 3$ .

In the case of squaring, there are less AND gates representing element-wise multiplication. We consider two different cases: i) if *n* is **even** the cost of squaring is  $3n^2 - \frac{9}{2}n$  ii) if *n* is **odd**, the cost of squaring is  $3n^2 - \frac{9}{2}n + \frac{3}{2}$ ,

## 5 TRAINING EuclidNets

Training EuclidNets are much easier compared with other competitors such as AdderNets. This makes EuclidNet attractive for complex tasks such as image segmentation, and object detection where training compressed networks are challenging and causes large accuracy drop. However, EuclidNets are more expensive than AdderNets on floating points, but their quantization behavior unlike AdderNets resembles traditional convolution to a great extent. In another words EuclidNets are easy to quantize.

While training a network, it is more appropriate to use the identity

$$S_{\text{euclid}}(x,w) = -\frac{x^2}{2} - \frac{w^2}{2} + xw,$$
 (6)

and use this equation while training EuclidNets on GPUs which are optimized for inner product. Therefore training EuclidNets doesn't require additional CUDA core (NVIDIA et al., 2020) implementation unlike AdderNets. The official implementation of AdderNet (Chen et al., 2020) reflects order of  $20 \times$  slower training than the traditional convolution on Py-Torch. This is specially problematic for large networks and complex tasks that even traditional convolution training takes few days or even weeks. EuclidNet training is  $2 \times$  in the worst case and their implementation is natural in deep learning frameworks such as PyTorch and Tensorflow.

A common method in training neural networks is fine-tuning, initializing with weights trained on different data but with a similar nature. Here, we introduce the idea of using a weight initialization from a model trained on a related similarity.

Rather than training from scratch, we wish to finetune EuclidNet starting from accurate CNN weights. This is achieved by an "architecture homotopy" where we change hyperparameters to convert a regular convolution to an Euclid operation

$$S(x, w; \lambda_k) = xw - \lambda_k \frac{x^2 + w^2}{2}$$
(7)  
with  $\lambda_k = \lambda_0 + \frac{1 - \lambda_0}{n} \cdot k$ 

where *n* is the total number of epochs and  $0 < \lambda_0 < 1$ is the initial transition phase. Note that  $S(x, w, 0) = S_{\text{conv}}(x, w)$  and  $S(x, w, 1) = S_{\text{euclid}}(x, w)$  and equation 7 is the convex combination of the two similarities. One may interpret  $\lambda_k$  as a schedule for the homotopy parameter, similar to how a schedule is defined for the learning rate in training a deep network. We found that a linear schedule above is effective empirically.

Transformations like (7) are commonly used in scientific computing (Allgower and Georg, 2003). The idea of using homotopy in training neural networks can be traced back to (Chow et al., 1991). Recently, homotopy was used in deep learning in the context of activation functions (Pathak and Paffenroth, 2019; Cao et al., 2017; Mobahi, 2016; Farhadi et al., 2020), loss functions (Gulcehre et al., 2016), compression (Chen and Hao, 2019) and transfer learning (Bengio et al., 2009). Here, we use homotopy in the context of transforming network operations.

Fine-tuning method in (7) is inspired by continuation methods in partial differential equations. Assume *S* is a solution for a differential equation with the initial condition  $S(x,0) = S_0(x)$ . In certain situations, solving this differential equation for S(x,t) and then evaluating at t = 1 might be simpler than solving directly for  $S_1$ . One may think of this homotopy method as an evolving neural network over time. At time zero the neural network consists of regular convolutional layers, but at time one transforms to Euclidean layers.

The homotopy method can be interpreted as a sort of of knowledge distillation. Whereas knowledge distillation methods tries to match a student network to a teacher network, the homotopy can be seen as a slow transformation from the teacher network into a student network. Figure 3 shows a scheme of the idea. Curiously, problems that have been solved with homotopic approaches have also been tackled by knowledge distillation. For example, removing blocks or layers from a network (Hinton et al., 2015; Chen and Hao, 2019) along with transfer learning (Yim et al., 2017; Bengio et al., 2009).

### **6** EXPERIMENTS

We consider try our proposed method on image classification task. Future work could be extended to other domains of application such as natural language and speech.

#### 6.1 CIFAR10

First, we consider the CIFAR10 dataset, consisting of  $32 \times 32$  RGB images with 10 possible classifications (Krizhevsky et al., 2009). We normalize and augment the dataset with random crop and random horizontal flip. We consider two ResNet models (He et al., 2015), ResNet-20 and ResNet-32.

We train EuclidNet using the optimizer from (Chen et al., 2020), which we will refer to as Adder-SGD, to evaluate EuclidNet under a similar setup. We use initial learning rate 0.1 with cosine decay, momentum 0.9 and weight decay  $5 \times 10^{-4}$ . We follow (Chen et al., 2020) in setting the learning-rate scaling parameter  $\eta$ . However, we use a batch-size of 128 for memory reasons. For traditional convolution network, we use the same hyper-parameters with stochastic gradient descent optimizer.

In Table 3 we provide the details of classification accuracy. We consider two different weight initialization for EuclidNets. First, we initialize randomly and second, we initialize from weights pretrained on a convolutional network. The accuracy for EuclidNets is approximately the same as for a standard ResNet. We see that for CIFAR10 training from scratch achieves even a higher accuracy, while initializing with convolution network and using linear Homotopy training improves it even further.

During training, EuclidNets are unstable, despite careful choice of the optimizer. In Figure 4 we compare with training the corresponding convolutional network. Fine-tuning directly from convolutional weights is more stable than training from scratch as expected. However, accuracy is lower but the convergence is faster when we use homotopy training and the accuracy is improved. Pre-trained convolution weights are commonly available in the most of neural compression tasks, so initializing EuclidNets with pre-trained convolution is more natural and preferable.

Table 2: Time (seconds) and maximum training batch-size that can fit in a single GPU *Tesla V100-SXM2-32GB*, during ImageNet training. In parenthesis is the slowdown with respect to the  $S_{conv}$  baseline. We do not show times for AdderNet, which is much slower than both, because it is not implemented in CUDA.

Model	Mothod	Maximum Batch-size		Time per step	
Widdei	Methou	power of 2	integer	Training	Testing
PosNot 19	Sconv	1024	1439	0.149	0.066
Resinet-18	Seuclid	512	869 (1.7×)	0.157 (1.1×)	0.133 (2×)
ResNet-50	Sconv	256	371	0.182	0.145
	$S_{\text{euclid}}$	128	248 (1.5×)	$0.274(1.5\times)$	0.160 (1.1×)



Figure 3: Training schema of EuclidNet using Homotopy, i.e. transitioning from traditional convolution S(x, w) = xw towards EuclidNet  $S(x, w) = -\frac{1}{2}|x - w|^2$  through equation (7).



Figure 4: Evolution of testing accuracy during training of ResNet-20 on CIFAR10, initialized with random weights, or initialized from convolution pre-trained network. Initializing from a pre-trained convolution network speeds up the convergence. EuclidNet is harder to train compared with convolution network when both initialized from random weights.

EuclidNets are not only faster to train compared with other competitors, but also stand superior in terms of accuracy. AdderNet performs slightly worse but is much slower to train. The accuracy is significantly lower for the synapse and the multiplicationfree operator. In Table 4 we record top-1 accuracy obtained in which AdderNet results are borrowed from (Xu et al., 2020), that use knowledge distillation to close the gap with the full precision but still falls short compared with EuclidNet.

Training a quantized  $S_{\text{euclid}}$  is very similar similar to convolution. This allows a wider use of such networks for lower resource devices. Quantization of the Euclid model to 8bits keeps accuracy drop within the range of one percent (Wu et al., 2020) similar to traditional convolution so they are like convolution when run on lower bits. Table 1 shows 8-bit quantization of EuclidNet where the accuracy drop remains negligible. Similar to traditional convolution, EuclidNets on CIFAR100 exhibit a larger accuracy drop compared to CIFAR10, probably due to the complexity of the classification problem.

Madal	Cimilarity	Initialization	Homotony	Encoha	Top-1 accuracy		
Model	Similarity	Initialization	пошоюру	Epochs	CIFAR10	CIFAR100	
	S <sub>conv</sub>	Random	None	400	92.97	69.29	
DecNet 20		Random	None	450	93.00	68.84	
Resilet-20	$S_{\text{euclid}}$	Com	None	100	90.45	64.62	
		Conv	Linear	100	93.32	68.84	
	S <sub>conv</sub>	Random	None	400	93.93	71.07	
DecNet 22		Random	None	450	93.28	71.22	
Resinet-32	Seuclid	Conv	None	150	91.28	66.58	
			Linear	100	92.62	68.42	

Table 3: Results on CIFAR10. The initial learning rate is adjusted for non-random initialization.

Table 4: Full precision results on ResNet-20 for CIFAR10 for different multiplication-free similarities.

Similarity	$S_{\rm conv}$	Seuclid	Sadder	$S_{ m mfo}$	Ssynapse	
Accuracy	92.97	93.00	91.84	82.05	73.08	

#### 6.2 ImageNet

Next, we consider EuclidNet classifier built on ImageNet, a more challenging task ImageNet (Deng et al., 2009). We train our baseline with standard augmentations of random resized crop and horizontal flip and normalization. We consider ResNet-18 and ResNet-50 models. Hyper-parameters tuning follows Section 6.1.

Table 5 shows top-1 and top-5 classification accuracy. The accuracy from while EuclidNet is trained from scratch is lower, showing the importance of homotopy training. We believe that the accuracy drop with no homotopy is the difficulty of tuning training hyper-parameters for a large dataset such as ImageNet. Even though hyper-parameters that achieve equivalent accuracy from random initialization exist, they are too difficult to find. It is much easier to use the existing hyperparameters of traditional convolution, and transfer the geometry through homotopy training.

## 7 CONCLUSION

Euclid networks are obtained from typical neural models by replacing multiplication in convolutional layers by the Euclidean similarity. They are designed to be implemented on a custom designed low precision chipset, with the idea that subtraction and squaring can be implemented using approximately half the logic gates, compared to multiplication.

While other efficient architectures can be difficult to train in low precision, EuclidNets are easily trained in low precision. EuclidNets can be initialized with weights trained on the correspondent ConvNet to save training time, so on may regard them as a fine tuning convolutional networks for a cheaper inference. The homotopy method further improves training in such scenarios and training using this method sometimes surpass regular convolution accuracy. Future work may focus on developing hardware that can realize the expected inference time losses and try similar experiments on down stream vision tasks like object detection and segmentation.

### 7.1 Limitations

While gate counts provide a fundamental method for assessing the cost of a chip, they are a crude estimate, and the real costs (in terms of power usage, inference time, and memory) of a chipset and architecture combination are much more complex to estimate. True final costs can require a hardware simulator or implementation. At the same time, the gate count provides a first approximation to the cost, and the fact that we can train and match accuracy in eight bit precision is promising.

#### 7.2 Societal Impact

Deep Neural Network inference is costly in terms of power usage. If we can design and implement efficient architectures, this will reduce the societal cost of running these models on edge devices.

## ACKNOWLEDGEMENTS

The authors would like to thank Vanessa Courville for the helpful discussion on hardware design for Euclid-Nets.

Model	Similarity	Initialization	Homotopy	Epochs	Top-1 Accuracy	Top-5 Accuracy
	S <sub>conv</sub>	Random	None	90	69.56	89.09
		Random	None	90	64.93	86.46
DecNet 18			None	90	68.52	88.79
Keshet-10	$S_{\text{euclid}}$	Com		10	65.36	86.71
		Conv	Linear	60	69.21	89.13
				90	69.69	89.38
	S <sub>conv</sub>	Random	None	90	75.49	92.51
	S <sub>euclid</sub>	Random	None	90	37.89	63.99
ResNet-50			None	90	75.12	92.50
		Conv		10	70.66	90.10
			Linear	60	74.93	92.52
				90	75.64	92.86

Table 5: Full precision results on ImageNet. Best result for each model is in bold.

#### REFERENCES

- Afrasiyabi, A., Badawi, D., Nasir, B., Yildi, O., Vural, F. T. Y., and Çetin, A. E. (2018). Non-euclidean vector product for neural networks. In 2018 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), pages 6862–6866. IEEE.
- Akbaş, C. E., Bozkurt, A., Çetin, A. E., Çetin-Atalay, R., and Üner, A. (2015). Multiplication-free neural networks. In 2015 23nd Signal Processing and Communications Applications Conference (SIU), pages 2416–2418.
- Allgower, E. L. and Georg, K. (2003). Introduction to numerical continuation methods. SIAM.
- Badawi, D., Akhan, E., Mallah, M., Üner, A., Çetin-Atalay, R., and Çetin, A. E. (2017). Multiplication free neural network for cancer stem cell detection in h-ande stained liver images. In *Compressive Sensing VI: From Diverse Modalities to Big Data Analytics*, volume 10211, page 102110C. International Society for Optics and Photonics.
- Baluja, S., Marwood, D., Covell, M., and Johnston, N. (2018). No multiplication? no floating point? no problem! training networks for efficient inference. arXiv preprint arXiv:1809.09244.
- Bengio, Y., Louradour, J., Collobert, R., and Weston, J. (2009). Curriculum learning. In *Proceedings of* the 26th annual international conference on machine learning, pages 41–48.
- Benmeziane, H., Maghraoui, K. E., Ouarnoughi, H., Niar, S., Wistuba, M., and Wang, N. (2021). A comprehensive survey on hardware-aware neural architecture search. arXiv preprint arXiv:2101.09336.
- Cao, Z., Long, M., Wang, J., and Yu, P. S. (2017). Hashnet: Deep learning to hash by continuation. In *Proceedings* of the IEEE international conference on computer vision, pages 5608–5617.
- Chen, H., Wang, Y., Xu, C., Shi, B., Xu, C., Tian, Q., and Xu, C. (2020). Addernet: Do we really need multiplications in deep learning? In *Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition*, pages 1468–1477.

- Chen, Q. and Hao, W. (2019). An efficient homotopy training algorithm for neural networks.
- Chow, J., Udpa, L., and Udpa, S. (1991). Homotopy continuation methods for neural networks. In 1991., *IEEE International Symposium on Circuits and Systems*, pages 2483–2486. IEEE.
- Covell, M., Marwood, D., Baluja, S., and Johnston, N. (2019). Table-based neural units: Fully quantizing networks for multiply-free inference. *arXiv preprint arXiv:1906.04798*.
- Davidson, J. L. and Ritter, G. X. (1990). Theory of morphological neural networks. In *Digital Optical Computing II*, volume 1215, pages 378–388. International Society for Optics and Photonics.
- Deng, J., Dong, W., Socher, R., Li, L.-J., Li, K., and Fei-Fei, L. (2009). ImageNet: A Large-Scale Hierarchical Image Database. In CVPR09.
- Dogaru, R. and Chua, L. O. (1999). The comparative synapse: A multiplication free approach to neuro-fuzzy classifiers. *IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications*, 46(11):1366–1371.
- Farhadi, F., Nia, V., and Lodi, A. (2020). Activation adaptation in neural networks. In Proceedings of the 9th International Conference on Pattern Recognition Applications and Methods - Volume 1: ICPRAM,, pages 249–257. INSTICC, SciTePress.
- Frankle, J. and Carbin, M. (2018). The lottery ticket hypothesis: Finding sparse, trainable neural networks. *arXiv preprint arXiv:1803.03635*.
- Gulcehre, C., Moczulski, M., Visin, F., and Bengio, Y. (2016). Mollifying networks. arXiv preprint arXiv:1608.04980.
- Guo, Y. (2018). A survey on methods and theories of quantized neural networks. *arXiv preprint arXiv:1808.04752*.
- He, K., Zhang, X., Ren, S., and Sun, J. (2015). Deep residual learning for image recognition. corr abs/1512.03385 (2015).
- Hennessy, J. L. and Patterson, D. A. (2011). *Computer architecture: a quantitative approach.* Elsevier.

- Hinton, G., Vinyals, O., and Dean, J. (2015). Distilling the knowledge in a neural network. arXiv preprint arXiv:1503.02531.
- Howard, A. G., Zhu, M., Chen, B., Kalenichenko, D., Wang, W., Weyand, T., Andreetto, M., and Adam, H. (2017). Mobilenets: Efficient convolutional neural networks for mobile vision applications. arXiv preprint arXiv:1704.04861.
- Hubara, I., Courbariaux, M., Soudry, D., El-Yaniv, R., and Bengio, Y. (2016). Binarized neural networks. In Lee, D., Sugiyama, M., Luxburg, U., Guyon, I., and Garnett, R., editors, Advances in Neural Information Processing Systems, volume 29. Curran Associates, Inc.
- Iandola, F. N., Han, S., Moskewicz, M. W., Ashraf, K., Dally, W. J., and Keutzer, K. (2016). Squeezenet: Alexnet-level accuracy with 50x fewer parameters and<sub>i</sub> 0.5 mb model size. arXiv preprint arXiv:1602.07360.
- Kersner, M. (2019). Convolutional network without multiplication operation.
- Krizhevsky, A., Hinton, G., et al. (2009). Learning multiple layers of features from tiny images.
- Limonova, E., Alfonso, D., Nikolaev, D., and Arlazarov, V. V. (2020a). Resnet-like architecture with low hardware requirements. arXiv preprint arXiv:2009.07190.
- Limonova, E., Matveev, D., Nikolaev, D., and Arlazarov, V. V. (2020b). Bipolar morphological neural networks: convolution without multiplication. In *Twelfth International Conference on Machine Vision (ICMV* 2019), volume 11433, page 114333J. International Society for Optics and Photonics.
- Mallah, M. (2018). *Multiplication free neural networks*. PhD thesis, Bilkent University.
- Mobahi, H. (2016). Training recurrent neural networks by diffusion. *arXiv preprint arXiv:1601.04114*.
- Mondal, R., Santra, S., and Chanda, B. (2019). Dense morphological network: An universal function approximator.
- NVIDIA, Vingelmann, P., and Fitzek, F. H. (2020). Cuda, release: 10.2.89.
- Pathak, H. N. and Paffenroth, R. (2019). Parameter continuation methods for the optimization of deep neural networks. In 2019 18th IEEE International Conference On Machine Learning And Applications (ICMLA), pages 1637–1643. IEEE.
- Razlighi, M. S., Imani, M., Koushanfar, F., and Rosing, T. (2017). Looknn: Neural network with no multiplication. In *Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017*, pages 1775–1780. IEEE.
- Reed, R. (1993). Pruning algorithms-a survey. *IEEE trans*actions on Neural Networks, 4(5):740–747.
- Tan, M. and Le, Q. V. (2019). Efficientnet: Rethinking model scaling for convolutional neural networks. arXiv preprint arXiv:1905.11946.
- Wu, C.-J., Brooks, D., Chen, K., Chen, D., Choudhury, S., Dukhan, M., Hazelwood, K., Isaac, E., Jia, Y., Jia, B., et al. (2019). Machine learning at facebook: Understanding inference at the edge. In 2019 IEEE Inter-

national Symposium on High Performance Computer Architecture (HPCA), pages 331–344. IEEE.

- Wu, H., Judd, P., Zhang, X., Isaev, M., and Micikevicius, P. (2020). Integer quantization for deep learning inference: Principles and empirical evaluation.
- Xu, Y., Xu, C., Chen, X., Zhang, W., Xu, C., and Wang, Y. (2020). Kernel based progressive distillation for adder neural networks. arXiv preprint arXiv:2009.13044.
- Yim, J., Joo, D., Bae, J., and Kim, J. (2017). A gift from knowledge distillation: Fast optimization, network minimization and transfer learning. In Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition, pages 4133–4141.
- You, H., Chen, X., Zhang, Y., Li, C., Li, S., Liu, Z., Wang, Z., and Lin, Y. (2020). Shiftaddnet: A hardwareinspired deep network. In Larochelle, H., Ranzato, M., Hadsell, R., Balcan, M., and Lin, H., editors, Advances in Neural Information Processing Systems 33: Annual Conference on Neural Information Processing Systems 2020, NeurIPS 2020, December 6-12, 2020, virtual.
- Zhang, X., Zhou, X., Lin, M., and Sun, J. (2018). Shufflenet: An extremely efficient convolutional neural network for mobile devices. In *Proceedings of the IEEE conference on computer vision and pattern recognition*, pages 6848–6856.

## APPENDIX

#### 7.3 Hardware Details

We compute the number of logic gates required for each integer operation.

#### 7.4 Addition

A half-adder (HA) circuit is made up of 1 XOR gate and 1 AND gate, while the full-adder (FA) circuit requires 2 XOR gates, 2 AND gates and 1 OR gate. Therefore, the cost of an n bit addition is

 $\begin{aligned} \mathrm{HA} + (n-1) \times \mathrm{FA} \\ &= (1 \ \mathrm{XOR} + 1 \ \mathrm{AND}) + (n-1) \times (2 \ \mathrm{XOR} + 2 \ \mathrm{AND} + 1 \ \mathrm{OR}) \\ &= (2n-1) \ \mathrm{AND} + (2n-1) \ \mathrm{XOR} + (n-1) \ \mathrm{OR} \\ &\approx 5n-3 \end{aligned}$ 

#### 7.5 Multiplication

A common architecture usually include (n-1) *n*-bit Adders besides the  $n^2$  AND gates, see Figure 5 top panels. One *n*-bit adders is composed of one halfadder (HA) and n-1 full-adder (FA). We will consider a *n*-bit adder as building block in our theoretical analysis, although it could be optimized further.



Figure 5: Binary multiplier (top panel) and binary squarer (bottom panels) for number of bits n = 2 (left panels) and n = 3 (right panels).

Hence the cost of multiplication is

$$n^{2} \text{ AND} + (n-1) \times (n - \text{bit Adder})$$

$$= n^{2} \text{ AND} + (n-1) \times \text{HA} + (n-1)^{2} \times \text{FA}$$

$$= n^{2} \text{ AND} + (n-1) \times (1 \text{ XOR} + 1 \text{ AND}) + (n-1)^{2} \times (2 \text{ XOR} + 2 \text{ AND} + 1 \text{ OR})$$

$$= (3n^{2} - 3n + 1) \text{ AND} + (2n^{2} - 3n + 1) \text{ XOR}$$

$$+ (n^{2} - 2n + 1) \text{ OR}$$

$$\approx 6n^{2} - 8n + 3$$

## 7.6 Squaring

In the case of squaring, we have less AND gates representing element-wise multiplication, because some values are repeated. We provide some examples in Figures 6 and 7.

			$A_3$	$A_2$	$A_1$	$A_0$
			$A_3$	$A_2$	$A_1$	$A_0$
			$A_0A_3$	$A_0A_2$	$A_0A_1$	$A_0^2$
		$A_1A_3$	$A_1A_2$	$A_{1}^{2}$	$A_1A_0$	0
	$A_2A_3$	$A_{2}^{2}$	$A_2A_1$	$A_2A_0$	0	0
$A_3^2$	$A_3A_2$	$A_3A_1$	$A_3A_0$	0	0	0
$A_3^2$	$2(A_2A_3)$	$A_2^2 + 2(A_1A_3)$	$2(A_0A_3) + 2(A_1A_2)$	$A_1^2 + 2(A_0A_2)$	$2(A_0A_1)$	$A_0^2$

Figure 6: Binary Square for n = 4 bits.

In Figures 6 and 7, we see that some sums are actually a multiplication by a factor of 2. Multiplication

				$A_4$	$A_3$	$A_2$	$A_1$	$A_0$
				$A_4$	$A_3$	$A_2$	$A_1$	$A_0$
				$A_0A_4$	$A_0A_3$	$A_0A_2$	$A_0A_1$	$A_0^2$
			$A_1A_4$	$A_{1}A_{3}$	$A_{1}A_{2}$	$A_{1}^{2}$	$A_1A_0$	0
		$A_{2}A_{4}$	$A_{2}A_{3}$	$A_{2}^{2}$	$A_{2}A_{1}$	$A_2A_0$	0	0
	$A_3A_4$	$A_3^2$	$A_3A_2$	$A_{3}A_{1}$	$A_3A_0$	0	0	0
$A_4^2$	$A_4A_3$	$A_4A_2$	$A_4A_1$	$A_{4}A_{0}$	0	0	0	0
$A_4^2$	$2(A_3A_4)$	$A_3^2 + 2(A_2A_4) \\$	$2(A_1A_4 + A_2A_3)$	$A_2^2 + 2(A_0A_4 + A_1A_3) \\$	$2(A_0A_3 + A_1A_2)$	$A_1^2 + 2(A_0A_2) \\$	$2(A_0A_1)$	$A_0^2$

Figure 7: Binary Square for n = 5 bits.

by a factor of 2 can instead be though as a shift towards the left in the addition.

1. If *n* is **even**, then only the middle column will shift  $\lfloor \frac{n}{2} \rfloor = \frac{n}{2}$  values to the left. Also, the column on the left will have the term  $A_{n-1}^2$ . So, the sum with maximum number of elements,  $\frac{n}{2} + 1$ , will only happen in one column, i = n - 1. Hence, we need  $\frac{n}{2}(n-1)$ -bit adders. See Figure 8 for visual intuition.

		Sum of $\frac{n}{2} + 1$ elements	A <sub>3</sub>	$A_2$	$A_1$	$A_0$
			$A_3$ <i>n</i> column	$A_2$	$A_1$	$A_0$
		n-1 column	$A_0A_3$	$A_0A_2$	$A_0A_1$	$A_0^2$
		$A_1A_3$	$A_1A_2$	$A_1^2$	$A_1A_0$	0
	$A_2A_3$	$A_{2}^{2}$	$A_2A_1$	$A_2A_0$	0	0
$A_3^2$	$A_3A_2$	$A_3A_1$	$A_3A_0$	0	0	0
$A_3^2$	$2(A_2A_3)$	$A_2^2 + 2(A_1A_3)$	$2(A_0A_3) + 2(A_1A_2)$	$A_1^2 + 2(A_0A_2)$	$2(A_0A_1)$	$A_0^2$
/			+			
	- +		n-1			
n-1 bits			bits			

Figure 8: Intuition for square on *n* even.

Hence, the cost of squaring when *n* is even is:

$$\frac{n(n-1)}{2} \text{ AND} + \frac{n}{2} \times ((n-1) - \text{bit Adder})$$

$$= \frac{n(n-1)}{2} \text{ AND} + \frac{n}{2} \times \text{HA} + \frac{n}{2}(n-2) \times \text{FA}$$

$$= \frac{n(n-1)}{2} \text{ AND} + \frac{n}{2} \times (1 \text{ XOR} + 1 \text{ AND}) +$$

$$+ \frac{n}{2}(n-2) \times (2 \text{ XOR} + 2 \text{ AND} + 1 \text{ OR})$$

$$= \left(\frac{3}{2}n^2 - 2n\right) \text{ AND} + \left(n^2 - \frac{3}{2}n\right) \text{ XOR} + \left(\frac{1}{2}n^2 - n\right) \text{ OR}$$

$$\approx 3n^2 - \frac{9}{2}n$$

2. If *n* is **odd**, column i = n - 1, n, n + 1 will shift  $\lfloor \frac{n}{2} \rfloor = \frac{n-1}{2}$  values to the left. Since columns i = n - 2, n both have an  $A_i^2$  term, the sum with maximum number of elements,  $\frac{n-1}{2} + 1$ , will happen at those columns. Hence, we need  $\frac{n-1}{2}$  *n*-bit adders. See Figure 9 for visual intuition.



Figure 9: Intuition for square on *n* odd.

 Table 6: Similarity operator Gate Count.

Simila	Gate Count	
Scor	IV	$6n^2 - 8n + 3$
S	n odd	$3n^2 + \frac{1}{2}n - \frac{3}{2}$
Seuclid	<i>n</i> even	$3n^2 + \frac{1}{2}n - 3$

Hence, the cost of squaring when *n* is odd is:

$$\frac{n(n-1)}{2} \text{ AND} + \frac{n-1}{2} \times (n-\text{bit Adder})$$

$$= \frac{n(n-1)}{2} \text{ AND} + \frac{n-1}{2} \times \text{HA} + \frac{n-1}{2}(n-1) \times \text{FA}$$

$$= \frac{n(n-1)}{2} \text{ AND} + \frac{n-1}{2} \times (1 \text{ XOR} + 1 \text{ AND}) + \frac{n-1}{2}(n-1) \times (2 \text{ XOR} + 2 \text{ AND} + 1 \text{ OR})$$

$$= \left(\frac{3}{2}n^2 - 2n + \frac{1}{2}\right) \text{ AND} + \left(n^2 - \frac{3}{2}n + \frac{1}{2}\right) \text{ XOR} + \frac{1}{2}\left(\frac{1}{2}n^2 - n + \frac{1}{2}\right) \text{ OR}$$

$$\approx 3n^2 - \frac{9}{2}n + \frac{3}{2}.$$

Moreover, in Figure 5 (bottom panels), we present the corresponding hardware schemes for n = 2, 3.