A Fast and Cost-effective Design for FPGA-based Fuzzy Rainbow Tradeoffs

Leonardo Veronese\textsuperscript{1,2}, Francesco Palmarini\textsuperscript{1,2}, Riccardo Focardi\textsuperscript{1,2}, and Flaminia L. Luccio\textsuperscript{1,2,}\textsuperscript{b}

\textsuperscript{1}DAIS, Ca’ Foscari University, via Torino 155, Venice, Italy
\textsuperscript{2}10Sec S.r.l., via delle Industrie 13, Venice, Italy

Keywords: Rainbow Tables, Cryptanalysis, Time/memory Tradeoff, FPGA.

Abstract: Time/memory tradeoffs are general techniques used in cryptanalysis that aim at reducing the computational effort in exchange for a higher memory usage. Among these techniques, one of the most modern algorithms is the fuzzy-rainbow tradeoff, which has notably been used in 2010 to attack the GSM A5/1 cipher. Most of the existing analyses of tradeoff algorithms only take into account the main-memory model, which does not reflect the hierarchical (external) storage model of real world systems. Moreover, to the best of our knowledge, there are no publicly available implementations or designs that show the performance level that can be achieved with modern off-the-shelf hardware. In this paper, we propose a reference hardware and software design for the cryptanalysis of ciphers and one-way functions based on FPGAs, SSDs and the fuzzy rainbow tradeoff algorithm. We evaluate the performance of our design by extending an existing analytical model to account for the actual storage hierarchy, and we estimate an attack time for DES and A5/1 ciphers of less than one second, demonstrating that these ciphers can be cracked in real-time with a budget under 6000€.

1 INTRODUCTION

Time/memory tradeoffs are general techniques used in cryptanalysis to represent a middle ground between exhaustive search and table lookup, the first requiring only computation time, the second only memory space. The focus of these techniques is to provide a faster way, compared to exhaustive search, to invert one-way functions multiple times, but without the need to store the whole search space in memory. They consist, first of a precomputation phase that is executed only once, and in which the stored data is created, and then of an online phase, in which the actual inversion is performed. Time/memory tradeoffs can be used in all the applications that can be reduced to one-way functions. Examples are cryptographic hash functions often used in password storage, and also block ciphers in the chosen-plaintext scenario and stream ciphers in the known-plaintext scenario. These techniques are probabilistic: success is not guaranteed and the success rate depends on the time and memory allocated for cryptanalysis.

The most recent technique in the literature is the fuzzy-rainbow tradeoff which has been used by Nohl to attack the GSM A5/1 stream cipher in (Nohl, 2010b), and has been studied in detail in (Kim and Hong, 2013; Kim and Hong, 2014). Most of the theoretical analyses of time/memory tradeoffs are carried out in the main memory model. This means that the storage is treated as a single level of fast memory, as if the theoretical machine had an infinite amount of RAM. This allows for general analyses that are not influenced by the specific implementation or platform. However, the difference with the real setting often brings challenges to the developer, since it is difficult to obtain practical results comparable to the theoretical ones, especially in case of high performance requirements. Indeed, practical implementations have a limited amount of main memory, and may use different external media to store the large precomputation tables. Each media, ranging from optical DVDs, to mechanical hard drives, and to modern solid state hard drives (SSDs), has a different performance that has to be taken into account, since data have to be loaded to RAM for processing. This typically requires to modify the algorithms in order to have a more localized access to the precomputation tables, avoiding to transfer the same data multiple times.

In this paper, we propose a reference hardware
and software design for time/memory tradeoff, especially suited for stream ciphers, based on the fuzzy-rainbow tradeoff algorithm. The proposed off-the-shelf hardware setup features fast SSDs as a storage medium, and FPGA-based accelerator cards as computation units. FPGAs are used to substantially accelerate both the precomputation phase and the online phase. Given the complexity and variety of FPGA designs, we focus on the software-side management of the FPGA devices, specifying the interface, the communication method and the black-box behavior. We explain the issues that can be faced during the development of an high performance time/memory tradeoff system and illustrate our solutions, which aim at minimizing latency and data dependencies. It is worth noticing that the techniques developed in our architecture are general and could be reemployed in other settings, to improve the performance of highly concurrent and pipelined systems.

Based on (Kim and Hong, 2013), we provide an analytical method that can be used to find the optimal parameters for an instantiation of the fuzzy-rainbow tradeoff and, most importantly, can be used to estimate the performance of a system that follows the proposed design in the external memory model, hence giving accurate estimates of online and precomputation times confirmed by a proof-of-concept implementation. We also provide a software tool that can be used to compute the optimal parameters and to estimate the performance of a given tradeoff instantiation (Veronese et al., 2021).

Finally, we apply our design and model to estimate the performance of the attack on two well known ciphers: DES and A5/1. The results show that these ciphers can be attacked in real-time, with a online time of less than a second, a very high precision of 99% and a budget under 6000€. Interestingly, this online time is one order of magnitude faster than previous solutions.

1.1 Related Work

GPUs and FPGAs are valuable tools used to accelerate computation since they provide higher parallelism levels with respect to CPUs. Both have been used in the literature for cryptanalysis and time/memory tradeoffs. FPGAs in particular have been used since 2002 for time/memory tradeoffs but only to accelerate the precomputation step (Quisquater et al., 2002; Quisquater and Standaert, 2005). An FPGA-based cryptanalysis machine called COPACOBANA that can perform exhaustive searches and time/memory tradeoffs has been developed by Kumar et al. in 2006 (Kumar et al., 2006; Güneyes et al., 2008) and, in the same year, Mentens et al. proposed a hardware design for a key search machine based on the rainbow tradeoff and FPGA (Mentens et al., 2006). However, both these works date back to fifteen years ago, and they do not provide enough information about the usage of the FPGA hardware in the online phase.

To the best of our knowledge, there are no publicly available implementations or software designs for time/memory tradeoff that can provide high performance using current technology and off-the-shelf hardware. The most recent public implementation is the already mentioned project by Nohl (Nohl, 2010b; Nohl and Paget, 2009), and the extensions of (Kalenderi et al., 2012; Lu et al., 2015), which are not general since they focuses only on the A5/1 cipher. We will show that our proposal outperforms these attacks both in terms of time and accuracy (cf. Section 5).

Kim et al. analyzed the performance of a rainbow tradeoff variant that is widely used in practice, within the external memory model (Kim et al., 2013). Their precomputation phase of the algorithm was identical to the one described by (Oechslin, 2003), but they proposed a variant of the algorithm for the online part that uses smaller sub-tables so that they comfortably fit in RAM. The authors of (Haghighi and Dakhli-lalian, 2014) applied the same exact reasoning to the fuzzy-rainbow tradeoff, and in (Kim and Hong, 2013; Kim and Hong, 2014) authors provided an accurate complexity analysis of the fuzzy-rainbow tradeoff (cf. Section 2.3).

Our work extends the one of (Kim and Hong, 2013) by taking into account the number of inversion targets, i.e., the plaintext/ciphertext pairs available to the attacker. This makes it possible to analyze time/memory/data tradeoffs, in which having multiple inversion targets improves the attack in terms of time, memory and precision. Moreover, we describe a novel approach for maximizing the performance of tradeoff attacks within the external memory model by introducing an improved hardware and software architecture.

1.2 Structure of the Paper

In Section 2, we present the background notions; in Section 3, we discuss the model and requirements; in Section 4, we present the reference design; in Section 5, we provide experimental results on DES and A5/1 ciphers, and in Section 6 we give some concluding remarks.
2 BACKGROUND

In this section, we recall some notions used in the rest of the paper, i.e., one-way functions, brute-force attacks, time/memory tradeoff techniques, and FPGAs. Readers already familiar with them can safely skip the section.

2.1 One-way Functions

We focus on the general problem of inverting one-way functions, i.e., functions that are infeasible to invert. Formally:

**Definition 2.1.** A function $S : X \to Z$ is one-way if:
1. given $x$ it is efficient to compute $S(x) = z$;
2. given $z$ it is infeasible to compute $x$ such that $S(x) = z$.

One-way functions are quite common in cryptography. Passwords are processed by one-way (hash) functions before they are stored, so that attacks leaking a password file do not directly leak the passwords. Ciphers can also be considered as one-way functions, usually in a so-called chosen-plaintext attack scenario: suppose that the attacker can choose the plaintext; then, given a key it is efficient to compute the ciphertext but not the other way around. In these examples, inverting the one-way function reveals the secret, i.e., the password or the cryptographic key, meaning that the security of the mechanism is actually based on the one-way property of Definition 2.1. One-way functions may be subject to brute-force attacks that try all the possible values in the function domain until a given hash is found.

2.2 Time/Memory Tradeoffs

When brute-force attacks become infeasible, it is possible to resort to time/memory tradeoffs which reduce the computational effort in exchange for a higher memory usage. They consist of two phases: in the precomputation phase, the attacker performs a number of random applications of the function under attack, saving these results in a table; in the online phase, the attacker uses the precomputed table in order to speed up the search. Intuitively, the online time can be reduced by increasing the size of the table, from which the name time/memory tradeoff.

The original idea works as follows (Hellman, 1980). We consider a one-way function $S : X \to Z$, and a reduction function $R : Z \to X$, so that $f(x) = R(S(x))$ is still a one way function whose output can be given as input to $S$. In particular, notice that $R$ takes a value $z \in Z$ and returns a value $x \in X$. During the precomputation phase, $m$ random starting points $x_0^0, \ldots, x_0^m$ are processed using $f$ for $t$ times, i.e., $x_i^t = f^t(x_i)$ giving $m$ endpoints $x_1^t, \ldots, x_m^t$. Only the $m$ pairs $(x_i^t, x_i^t)$ of starting points and endpoints are stored in the table. Since $f$ has been iterated $t$ times one table covers $m \cdot t$ values (see Figure 1). The same process is iterated $t$ times using a different reduction function $R$ so to produce $t$ different tables, covering $m \cdot t^2$ values.

In the online phase, these tables are searched in order to invert $S$. The target value $z$ is processed with $R$ and then searched among the endpoints. If a match is found with $x_i^t$ in a certain table, the chain is recomputed from the starting point $x_i^0$ so to recover $x_i^{t-1} = f^{t-1}(x_i)$. This value is such that $f(x_i^{t-1}) = R(z)$ meaning that $S(x_i^{t-1}) = z$, i.e., the one-way function has been inverted. If no match is found, it is enough to process $R(z)$ under $f$ and repeat the search among the endpoints. In case of success the chain will be recomputed using $f^{t-2}$, and so on. Intuitively, the target value is processed through $f$ for at most $t$ times until a match with the endpoints is found. The match allows for computing the preimage by simply recomputing the corresponding chain.

The memory requirement to store $t$ tables with $m$ starting points is $M = m \cdot t$ entries. The precomputation cost is $m \cdot t^2$ steps for each of the $t$ tables, i.e., $N = m \cdot t^2$. In the online phase the function $f$ is applied at most $t$ times for every of the $t$ tables giving an online cost of $T = t^2$ steps. Combining all these equations we obtain the Hellman tradeoff curve:

$$TM^2 = N^2$$

(1)

A particular point in the tradeoff curve shown in (Hellman, 1980) is $T = M = N^3$. Thus, any arbitrary one-way function with a domain of size $N$, can be inverted in $N^3$ steps and using $N^7$ entries. For example, breaking the standard 56-bit DES is equivalent to an exhaustive search of about 38 bits, using precomputed tables of about $2^{38}$ entries.
2.3 Fuzzy Rainbow Tables

In 1982, Rivest suggested an improvement of Hellman’s technique that aimed at decreasing the search time, by reducing the number of memory accesses (Robling Denning, 1982, p.100). He suggested that each endpoint should satisfy some easily tested syntactic property, e.g., start with a fixed number of zeros. This property is expected to be true after $t$ iterations of the one-way function, in order to maintain the average number of values covered by a single table equal to $m \cdot t$. The points that satisfy this particular property are called distinguished points (DP). This variant is illustrated in Figure 2. The main advantage is that during the online search phase $f$ is repeatedly applied until a distinguished point is reached which is then searched in the table, i.e., only one expensive disk operation needs to be performed per online chain.

The number of function evaluation remains $t^2$ as in (Hellman, 1980), but the number of disk accesses are reduced from $t^2$ to $t$.

In 2003 Oechslin proposed a new optimization of the time/memory tradeoff, called rainbow tables, which mitigates the problem of merging chains belonging to the same table (Oechslin, 2003). In the original scheme a collision between two chains of the same table resulted in a merge, with this optimization chains can collide without merging. The idea is to use different reduction functions, one for each of the $t$ points of the chain (cf. Figure 3). In this way, a merge of chains happens only if the collision is at the same position. Otherwise, the chains will continue with a different reduction function, diverging. The success probability of rainbow tables is comparable to the one of classical tables, as $t$ of them of size $m \cdot t$ have approximately the same coverage of a single rainbow table of size $m \cdot t^2$. In both cases, the covered values are $m \cdot t^2$ with $t$ different reduction functions. However, the total number of table lookups is reduced by a factor $t$ with respect to the Hellman method. Moreover, merges of chains are detectable and chains cannot have loops.

The fuzzy rainbow table tradeoff, introduced in (Barkan, 2006), uses the notion of distinguished points in the rainbow table setting so, in a sense, mixes the two previously presented extensions, summing up their advantages. A chain is composed as follows:

$$SP \Rightarrow o \cdots o \Rightarrow DP \Rightarrow o \cdots o \Rightarrow DP \Rightarrow o \cdots o \Rightarrow DP = EP$$

Every colored one-way function is iterated until a distinguished point is found. Then, the iterations continues under the next color, and so on. If $s$ colors are used, the average chain length is $s \cdot t$ where $\log_2 t$ is the order of the distinguish property, i.e., $\log_2 t$ fixed bits (cf. Figure 4).

2.4 Field-programmable Gate Arrays

An FPGA is an integrated circuit composed by several logic blocks of circuitry that can be configured and composed by the user to perform the desired functions. FPGAs can be purchased as chips to be integrated in a board design, integrated in development boards or as Programmable Acceleration Cards (PACs). Nowadays, all the major cloud providers give the possibility to deploy online FPGA computing resources, for example Microsoft Azure provides Arria 10 GX1150 or Intel Stratix V.

FPGAs behave just like hardware circuits, and are generally much more efficient than CPUs and GPUs in specialized computing tasks: although they run at a lower clock speed they can execute more computations per clock. For example, a circuit used to execute a stream cipher could require just a few clock cycles with an FPGA, compared to several thousands with a GPU. Moreover, FPGAs offer an extreme parallelism that allows for implementing an elevated number of specialized computing units in the same device. Depending on the dimension on the algorithm, it might be possible to easily reach hundreds of units for a single FPGA.
3 MODEL AND REQUIREMENTS

The proposed method is very general and works for any pseudo-random one-way function. We use the fuzzy rainbow time/memory tradeoff which optimizes the initial tradeoff proposed by Hellman (cf. Section 2). It is important to notice that the possibility for the attacker to retrieve multiple inversion targets for the same key increases the success rate and allows the size of the tables to be decreased. Thus, the proposed method is, in fact, a time/memory/data tradeoff, with the data part represented by the number of available inversion targets.

3.1 Computing Optimal Parameters

We use the model of (Kim and Hong, 2013) for the choice of the algorithm parameters and for the performance evaluation, suitably extended so to take into consideration the number of inversion targets. In particular, we are interested in computing the point with the lowest online time which fulfills the memory restrictions. In other words, we prioritize online time, as precomputation time is executed only once.

In the following, we write $M$ to denote the number of entries of the tables, $N$ to denote the number of precomputation steps, and $T$ to denote the number of online steps (cf. Section 2.2). Intuitively, the presence of more inversion targets exponentially decreases the probability of failure, making it possible to reduce the table size. We incorporate this change in the model of (Kim and Hong, 2013) obtaining a relation between the precomputation coefficient $F_{pc}$, i.e., the precomputation cost over the search space size $N$, versus $F_{tc,s}$, i.e., the tradeoff coefficient for the fuzzy rainbow table such that $TM^2 = F_{tc,s}N^2$. This allows us to draw the curve $F_{pc}$ versus $F_{tc,s}$ as exemplified in Figure 5. We are interested in the points of the curve closest to the left side as they represent lower precomputation costs, and those closest to the minimum, as they correspond to better online efficiency.

Once a point in this curve has been chosen the time/memory tradeoff is available, in the form

$$TM^2 = F_{tc,s}N^2 \tag{2}$$

The restrictions that the choice of the point $(F_{pc}, F_{tc,s})$ entails is that the precomputation cost will be $F_{pc}N$ and the online resources will be constrained by Equation 2. The developer selects an $M$ parameter that satisfies the actual memory constraints and, once a set of parameters for the tradeoff is found, it is possible to compute the optimal number of colors $s$.

We developed a software tool which implements our updated model, (Veronese et al., 2021). The tool can be used both to compute the optimal parameter set for a given hardware and attack constraints, as well as to estimate the precomputation time and online performance. Furthermore, the tool can be used for reproducing and validating the results presented in this work (cf. Section 5).

4 REFERENCE DESIGN

We propose the first reference hardware and software design for the cryptanalysis of ciphers and one-way functions based on FPGAs, SSDs and the fuzzy rainbow tradeoff algorithm. Since the target performance level should be close to the limitation imposed by the hardware, the proposed reference design has undergone different revisions to overcome several problems.
that occurred during the development of the proof-of-concept implementation (cf. Section 5). In particular, we found that in order to achieve the ultra-low latency that modern PCI-e SSD drives can provide, non-trivial software design practices must be adopted by the developer. Thus, along with the design, we provide guidelines for achieving the best possible performance from modern off-the-shelf hardware. It is worth noticing that the techniques developed in our architecture are general and could be reemployed in other settings, to improve the performance of highly concurrent and pipelined systems.

In the following sections, we discuss in detail all the relevant aspects of the proposed reference design: in Section 4.1 and 4.2 illustrate storage optimization and precomputation, in Section 4.3 we provide an overview of the reference design for the online phase that we detail in Section 4.4 and 4.5.

Finally, in the next sections we denote by $m$ the number of entries of each table, $t$ the length of the chains, $l$ the number of tables and $s$ the number of colors.

### 4.1 Storage Optimization

The storage complexity $M$ in the tradeoff curve (Equation 2) represents the total number of entries in the tables. To analyze the real physical storage requirements, the actual size in bits must be considered, and it is thus very important to exploit compression techniques. We resort to well established methods which are extensively discussed in the literature and are summarized below.

Since each table contains $m$ entries and assuming that the one-way function behaves as a pseudo-random function, it is possible to generate the starting points sequentially, and to store in each table only the increasing offset in $\log_2 m$ bits. The common base can be stored either in the filename or in a metadata file. The endpoints size can be reduced as well. The first method is used if endpoints satisfy the distinguished point property (cf. Section 2.3): all the bits that can be reconstructed from the property can be removed without any loss of information. The second method, called index file, is similar to the one applied to starting points and consists in storing only offsets from a base reference for each file. For example, once the $l$ tables are sorted with respect to the endpoints, each table can be further split into $n$ tables to remove $\log_2 n$ bits from the endpoints. The last technique, called endpoint truncation, unlike the previous ones, performs lossy compression. For a given $r$, a number of bits can be removed with a truncated matching probability of $\frac{1}{2^r}$, thus retaining $\log_2 r$ bits. This implies extra invocations of the one way function in the online phase. As stated in (Kim and Hong, 2013), the sweet-spot for endpoint truncation is when the truncated endpoints contain more than $\log_2 r$ bits, in this way the extra invocations of the one-way function are negligible.

### 4.2 Precomputation

Tables are created according to the parameters chosen following the method we introduce in Section 3.1, and computed with (Veronese et al., 2021). The cost of the precomputation step versus the online phase is computed according to the point chosen on the $F_{pc}$ versus $F_{vc}$ curve. In particular, the precomputation cost will be $F_{pc} + F_{vc} N$. This value represents the number of invocations of the target function $f$ for the precomputation step. The following equations can be used to estimate the required time. They ignore the disk write time, since it is negligible with respect to the computation time.

The encryption rate $ER_{FPGA}$ of the FPGA is the number of applications of the one way function that can be performed per second:

$$ER_{FPGA} = \frac{freq \cdot cores}{clocks}$$

where $freq$ is the maximum clock frequency that can be achieved by the FPGA design, $cores$ is the number of parallel computing units, and $clocks$ are the number of clock cycles needed for one execution of the one way function. In fact, FPGAs have a deterministic behavior that allows for computing the exact number of clock cycles for a given computation and thus the exact throughput of the device. The time required by the FPGA computation is thus:

$$T_{FPGA} = \frac{F_{inv}}{ER_{FPGA}} = \frac{F_{inv}}{freq \cdot cores \cdot clocks}$$

For each of the $l$ tables a set of reduction functions should be chosen. We suggest the use of $s$ constants for each table and of the XOR operator, which can be efficiently implemented in FPGAs. Constants can be easily computed in the programmable logic from shift registers starting from an initial constant for every table, which must be properly stored. Starting from sequential starting points, FPGAs create intermediate, independent files which are subsequently sorted by endpoint. This task is parallelized in order to exploit the full potential of the FPGA. These intermediate tables contain only endpoints, as the starting points are sequential, while the file metadata contain the base number for the starting points, the table number, and the starting constant for $s$. Once the intermediate tables are created they should be sorted by endpoint. Depending on the size of the endpoints and on $m$, i.e.,
the number of chains for each table, the sorting phase may have a significant impact on the overall precomputation time. We recommend to perform the sorting operation entirely in RAM, applying truncation and distinguished point property compression while loading the intermediate file to memory. In this way, sorting can be easily done in parallel with table creation, with no impact on the overall precomputation time.

4.3 Overview of the Online Phase

Figure 6 provides a general overview of the whole system for the online phase: for each FPGA device there are two threads, Device Manager Write and Device Manager Read, which are responsible for the interaction with the device pipes. Communication with device managers is done through three main queues, FPGA Write Queue, FPGA Write Queue 2 and FPGA Read Queue. These are used, as the name suggests, respectively for sending and receiving data. Writing is handled via two queues to avoid a warm-up situation at the start of execution. Specifically, the first write queue is used during the first step, for jobs that create all online endpoints, and the second is used during the second step, for jobs that recompute the stored chains. The thread called Create-all EPs, referred to earlier as the first step, can be replicated as needed to mitigate the warm-up situation as well.

Once endpoints are generated, they can be found in the FPGA Read Queue and they are fetched by the Disk Request Generators. These threads, which are half the number of Disk Uring Event Loops, look up the table index corresponding to each job and send read requests to the corresponding Disk Uring Event Loop. Within the disk event loop, a function is called to retrieve the events. This function is responsible to search the fetched disk block page and, in case of a match, to send the FPGA the corresponding starting points for recomputation, in order to test if a preimage can be found. These components can be duplicated, having for instance two event loops for each disk. Notice that, each event loop corresponds to only one disk, and the requests generator is responsible for sending the job to the corresponding event loop based on the job table id. The task of processing the FPGA output relative to a found preimage can be directly performed by the Device Manager Read. If a preimage is found the chain can be sent to a Win Queue. The threads that recover the key, fetch jobs from the Win Queue and in case of a valid result they can output the value and stop the global execution.

Algorithm 1: Fuzzy rainbow tradeoff online search.

```
procedure RTSingleSearch(target, table)
    for cur-start-color ← (s−1) to 0 do
        cur-target-ep ← get-ep-from-color(table, target, cur-start-color);
        truncated-target-ep ← truncation(cur-target-ep);
        range ← binary-search-range(table, truncated-target-ep);
        if range then
            foreach sp ∈ range do
                preimage ← find-preimage(sp, target);
                if preimage then
                    return Found, preimage;
                end
            end
        end
    end

end
```

4.4 Communication with the FPGA Devices

Given the high performance requirements for the online phase, the communication with the FPGA devices is crucial to avoid bottlenecks. In the proposed reference design, every FPGA device has a dedicated thread for input and a dedicated thread for output that perform the read/write system calls to minimize the I/O latency. A job queue is associated to each thread in the form of multi-producer→single-consumer for the thread that writes to the device, and single-producer→multi-consumer for the thread that reads from the device. The use of a fast, thread-safe multi-producer→multi-consumer queue is suggested to allow for balancing the load across multiple FPGA devices with minor code edits and, in our experiments, it has negligible performance penalties with respect to multiple single-producer→single-consumer queues. In order to reduce the inter-component communication latency it is vital that the entire queue size is preallocated and a polling mechanism is adopted for waiting for new data from the queue. We have experimented with various libraries and the only one giving satisfactory results was the Atomic Queue Library (Egorushkin, 2019).

4.5 Online Search

Algorithm 1 represents the fuzzy rainbow tradeoff online search on a single table and without parallelization. In particular, get-ep-from-color is the function that computes an endpoint given a starting point.
and a starting color (online chain generation); *truncation* is the function that performs endpoint truncation; *binary-search-range* is the function that performs the binary search on the table and returns the range of starting points with endpoint equal to the target; *find-preimage* is the function that recomputes the stored chain and searches for a preimage that generates the target. The FPGA is responsible for offloading the computation of the *get-ep-from-color* and *find-preimage* functions. Each specialized unit in the FPGA is capable of independently computing those functions. The device operate in an asynchronous way.
so that a new offloading job issued by the host does not block the execution of other units.

The simplest approach is to try to parallelize Algorithm 1 by creating $l$ threads, one for each table, and if required, to create multiple threads for each table according to the number of searches. This approach falls short because it does not have enough parallelization to keep the FPGA device fed. We experimented with the coroutines but they were not fast enough to fully exploit the FPGA performance. The winning strategy consisted in drastically changing the design, trying to decouple all the components as much as possible. The idea is to view the algorithm horizontally instead of vertically, and hence group all the computation steps between the interactions with the device into different components. The first step consists of a thread that sends to the device all the different online chains, with different lengths, to be computed. Intuitively, this corresponds to the `get-ep-from-color` function in Algorithm 1 for every table, every color and every search. Then, there is a number of worker threads that perform the search on the tables, receiving the endpoints from the device queue and sending to the device the stored chain starting points that needs to be recomputed in case of a match. Finally, there is a number of workers that receive the output from the device and that test if a preimage was found.

This design solved the issues faced with the thread and coroutines approach but revealed that the major bottleneck of the search was disk access. We thus developed a technique to significantly reduce it. It consists of creating an index of endpoints, stored in main memory, for each table, that points to file blocks that can be read independently. This divides the search into two phases: the first phase consists of a binary search on the index which always returns either the lowest value of the index closest to the target, or the actual position of the target on the index is executed; the second phase consists of the reading of the block corresponding to the index and a search on the loaded block of the file. If the block size is chosen accurately, this method allows for performing a single disk access for each search.

Another crucial problem that limits performance is the synchronicity of disk access. The Linux operating system provides some ways to perform asynchronous disk access, supported by code libraries. The most popular are async aio and liburing. In our experiments, liburing was the one that performed best, but for maximum performance the developer should probably write its own library that uses directly `io_uring` operating system capabilities.

5 EXPERIMENTAL RESULTS

We have implemented a proof-of-concept system, according to the design and guidelines of Section 4. The implementation is generic but we tuned it to an industrial case study related to a proprietary stream cipher that we cannot describe due to a non disclosure agreement. The performance of the real system was very close to the one predicted by the model of Section 3, with a 95% accuracy. The complexity of the attack was the same as for DES, and for A5/1 when sufficient data is available. Having a proof-of-concept implementation of the proposed design is important in order to confirm that the estimated, theoretical performance is reachable in practice and there is no penalty due to limitations imposed by the hardware. As an example, adding more SSD units would not scale indefinitely since the number of physical PCI-e lanes available are limited and, at some point, the total system memory bandwidth typically becomes the bottleneck.

In principle, once the system works for a particular cipher, it can be reused for another one by updating the FPGA implementation. In particular, we discuss how the very same system would perform when applied to DES and A5/1. The results show that these ciphers can be attacked in real-time, with an online time of less than a second, a very high precision of 99% and a budget under 6000€. Interestingly, this online time is one order of magnitude faster than previous solutions.

5.1 Hardware and Software Components

We used an AMD Threadripper platform, the 1920x processor with 64 GB of RAM, 8 2TB NVME SSDs (Samsung 970 EVO Plus), and 2 Intel Arria 10 GX1150 FPGA PCI-e cards having a total hardware cost of around 6000€. For best performance we used all the replication of the software components shown in Figure 6. In particular we had four Device Managers, two for Write and two for Read, two Win preimage and key recovery threads, two disk groups having 8 Disk Uring Event Loops, one per disk, and 4 Disk Request Generators, for a total of 8 Disk Request Generators and 16 Disk Uring Event Loops (cf. Section 4.5). We estimated a system IOPS of 2400000, retrieved through FIO benchmark, but we had to apply a 0.7 correction coefficient obtaining an actual system IOPS of 2400000 * 0.7 = 1680000. This coefficient was retrieved during development and is due to both the efficiency of `io_uring` and queue implementations and general system performance, as well as data dependencies.
The communication interface between the host and the FPGA was based on Xillybus, a commercial product by Xillibus Inc., Haifa, Israel. Educational and evaluation licenses are granted free of charge. The Linux driver is open-source under GPLv2 and is part of the official kernel sources. The driver exposes a convenient interface using device files such as /dev/xillybus*.

These communication pipes can be accessed using standard system calls for opening, reading, writing and closing files and they work without a user library or specific language bindings.

The FPGAs had an operating frequency of 115MHz and, for our particular industrial case study, we could perform one encryption every 4 clock cycles, parallelized in 1664 cores. The encryption rate can be computed using Equation 3 as follows:

\[ ER_{FPGA} = \frac{freq \cdot cores}{clocks} = \frac{115000000 \cdot 1664}{4} \approx 2^{35.48} \]

The best encryption rates for DES and A5/1 FPGA implementations reported in the literature are respectively \(2^{36}\) and \(2^{35.93}\) using COPACOBANA, which are slightly higher than our value of \(2^{35.48}\). COPACOBANA FPGAs have a much lower number of internal basic blocks, and employ an older interconnect architecture and manufacturing process. With respect to the full 120-FPGAs COPACOBANA, a system equipped with only 2 Arria 10 GX1150 can achieve comparable performance. As such, we argue that we could easily achieve the \(2^{35.48}\) encryption rate for DES and A5/1 as well. Indeed, for a given design, the updated internal architecture of Arria 10 typically allows for improved logic density, i.e., more computing units per device, and higher operating clock frequencies. Further improvements can be very likely obtained by optimizing the logic design, for instance by carefully balancing the level of unrolling and pipelining for the specific FPGA architecture. As such, with reasonable confidence we can employ the same encryption rate for the performance estimations in the following paragraphs.

### 5.2 Estimating the Online Time

The online time is composed of both FPGA computation time and disk access time. Our tool (Veronese et al., 2021) computes the number of function \(f\) invocations \(F_{inv}\) and the actual FPGA computation time can be computed through Equation 4. The tool also computes the number of lookups for the online phase.

With the proposed disk access method each lookup requires only one disk access. Moreover, according to our experiments we found that the limiting performance factor is the number of input/output operations per second (IOPS) rather than bandwidth, due to the small size of the file blocks. We can thus compute the disk time simply as: \(T_{Disk} = \frac{lookups}{IOPS}\). The online time \(T^o\) is then estimated as: \(\max(T_{Disk}, T_{FPGA}) \leq T^o \leq (T_{Disk} + T_{FPGA})\). Intuitively, the maximum between \(T_{Disk}\) and \(T_{FPGA}\) is a lower bound, achieved with a well-configured machine with high parallelism and low latency, while \(T_{Disk} + T_{FPGA}\) represents the worst-case, sequential scenario in which FPGA and disk times sums up.

### 5.3 Attacking the DES Cipher

DES is a block cipher with a 56-bit key that can be exhaustively searched in 12.8 days (Güneysu et al., 2008). Given the relatively small key size we aim at a 99% success rate with one inversion target and a value of \(M\) compatible with the 16TB of SSD capacity. We then compute the parameters and estimate the performance using (Veronese et al., 2021), as discussed in Section 3.1. The output of the tool, reported in Table 1, highlights the number of function invocations for the successful online search and for resolving the alarms, both when a candidate is found on disk but the corresponding preimage is incorrect, and because of the use of truncation. These values contribute to the total expected number of \(f\) iterations \(F_{inv}\).

Notice that, the precomputation phase is expected to take 97.73 days to complete, which is still doable,

---

**Table 1: Parameters and estimated performance for DES.**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>(m) number of chains per table</td>
<td>(2^{2.25})</td>
</tr>
<tr>
<td>(t) DP chain length</td>
<td>(2^{11})</td>
</tr>
<tr>
<td>(s) number of colors</td>
<td>100</td>
</tr>
<tr>
<td>(l) number of tables</td>
<td>(2^{13.59})</td>
</tr>
<tr>
<td>(r) truncation parameter</td>
<td>(2^{22})</td>
</tr>
<tr>
<td>(ε) endpoint size (bits)</td>
<td>36</td>
</tr>
</tbody>
</table>

**Measure**

<table>
<thead>
<tr>
<th>Available inversion data</th>
<th>1</th>
<th>Success rate</th>
<th>99%</th>
</tr>
</thead>
<tbody>
<tr>
<td>Single table entry size</td>
<td>64 bits</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Total table size</td>
<td>15.75 TB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Precomputation cost ((F_{inv}^p))</td>
<td>(58.49\ TB)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Precomputation FPGA time</td>
<td>97.73 days</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(f) iterations for online search</td>
<td>(2^{33.09})</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(f) iterations for false alarms</td>
<td>(2^{22.90})</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(f) iterations for truncation alarms</td>
<td>(2^{34.35})</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Total expected (f) iterations ((F_{inv}^o))</td>
<td>(2^{33.09})</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Total online time FPGA</td>
<td>(0.46\ s)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Total expected lookups</td>
<td>(18.20)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Total expected lookup time</td>
<td>(0.18\ s)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Online time ((T^o)) lower b.</td>
<td>(0.46\ s)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Online time ((T^o)) upper b.</td>
<td>(0.64\ s)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Table 2: Parameters and estimated performance for A5/1.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>m num. of chains per table</td>
<td>234.66 236.73</td>
</tr>
<tr>
<td>DP chain length</td>
<td>211    210</td>
</tr>
<tr>
<td>s number of colors</td>
<td>53     55</td>
</tr>
<tr>
<td>l number of tables</td>
<td>26.18  24.11</td>
</tr>
<tr>
<td>r truncation parameter</td>
<td>238  239</td>
</tr>
<tr>
<td>ε endpoint size (bits)</td>
<td>29   27</td>
</tr>
</tbody>
</table>

Table 2: Parameters and estimated performance for A5/1.

<table>
<thead>
<tr>
<th>Measure</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Available inversion data</td>
<td>51     204</td>
</tr>
<tr>
<td>Success rate</td>
<td>90%    99%</td>
</tr>
<tr>
<td>Single table entry size</td>
<td>64 bits 64 bits</td>
</tr>
<tr>
<td>Total size</td>
<td>15.75 TB 15.75 TB</td>
</tr>
<tr>
<td>Precomputation cost ($P'(i_m)$)</td>
<td>257.29 256.29</td>
</tr>
<tr>
<td>Precomputation FPGA time</td>
<td>108.85 days 54.63 days</td>
</tr>
<tr>
<td>$f$ iter. for online search</td>
<td>2.23701 3.232</td>
</tr>
<tr>
<td>$f$ iter. for false alarms</td>
<td>2.3196 3.3099</td>
</tr>
<tr>
<td>$f$ iter. for trunc. alarms</td>
<td>2.2649 3.259</td>
</tr>
<tr>
<td>Total exp. $f$ iter. ($P''(i_m)$)</td>
<td>2.3359 3.3261</td>
</tr>
<tr>
<td>Total online time FPGA</td>
<td>0.69 s 0.35 s</td>
</tr>
<tr>
<td>Total expected lookups</td>
<td>217.55 217.55</td>
</tr>
<tr>
<td>Total expected lookup time</td>
<td>0.11 s 0.11 s</td>
</tr>
<tr>
<td>Online time ($T'$) lower b.</td>
<td>0.69 s 0.35 s</td>
</tr>
<tr>
<td>Online time ($T'$) upper b.</td>
<td>0.81 s 0.46 s</td>
</tr>
</tbody>
</table>

considering also that this step is only performed once. The total precomputation time also includes the time required for sorting and compressing the tables as this operation can be executed in parallel with the table creation phase. Interestingly, online time is around half a second, which means DES can be cracked in real time with our proposed architecture. The most recent tradeoff on DES in the literature is described in (Güney et al., 2008). We improve on it in various respects: (i) we significantly raise the success rate from 80% to 99%; (ii) we give an accurate estimate of the online time thanks to our optimized design, while (Güney et al., 2008) only computes the number of required online steps, admitting the existence of communication bottlenecks in COPACOBANA that, presumably, prevents authors to implement the online search. Indeed, one of the goals of our proposal was to reduce communication latency and data dependencies, allowing us to implement the online search very efficiently.

5.4 Attacking the A5/1 Cipher

A5/1 is a synchronous stream cipher used in the GSM communication protocol. It has a 64 bit internal state. In (Nohl, 2010a; Nohl, 2010b; Lu et al., 2015), the authors proposed a technique called key space shrinking based on a peculiar property of the cipher: after the 100 initial clockings, only about 16% of the possible states are reachable; moreover, clocking back 100 times a valid state gives, on average, 13 ancestors. Thus, in the online attack, once a preimage is found, instead of directly recovering the key, it is clocked forward 100 times in order to obtain the internal state that generates the matched output, and then clocked backward 100 times in order to find all the possible ancestors of that state, which are on average 13. This technique reduces the size of the tables, but has a penalty in terms of computation cost: in the precomputation phase every state-to-keystream calculation requires an additional 100 clocks over the 64 needed to generate the output; in the online phase every found preimage needs to be clocked forward 100 times then backwards 100 times instead of only backwards. In order to estimate the parameters and the performance of our reference design with this optimization we reduce the size of the key space to $2^{61.36} = 2^{54} \cdot 0.16$ and the encryption rate by a factor of $164 \cdot 2^{35} = 2.5625$.

In Table 2 we report the parameters and the estimates for the optimized attack. The two columns describe the 90% success rate with 51 inversion data (one known frame) scenario and 99% success rate with 204 inversion data (4 known frames) scenario respectively, with all the available 15.75TB of SSD space. Notice that, similarly to DES, the online time is less than a second for both scenarios.

These estimates are far better, in terms of performance and success rate, than the most remarkable in the literature: (Nohl, 2010b) requires 8 known frames and has a 90% success rate with about 5s online time, (Lu et al., 2015) requires 4 known frames and has a 34% success rate with 1TB tables and a predicted 56% success rate with 2TB tables with 9s online time. In terms of hardware cost our solution is comparable to both the cited attacks, but probably requires less energy when in operation, as demonstrated by (Kalender et al., 2012) when comparing FPGAs and GPUs for the precomputation phase of a time/memory trade-off attack on A5/1.

6 CONCLUSION

In this paper, we have proposed a reference hardware and software design for the cryptanalysis of ciphers and one-way functions, based on FPGAs, SSDs and the fuzzy rainbow trade-off algorithm. The system has been designed using off-the-shelf affordable hardware with the idea of realizing an extremely optimized cost-effective solution that can be pushed to its limits. In this way, we have provided a reference design and implementation that can be used to estimate
the scalability of modern time/memory trade-off techniques on real cryptographic functions.

We have empirically evaluated the performance of our design and model on a proof-of-concept implementation, and we have estimated the performance of attacking two well known ciphers: DES and A5/1. Our design outperforms previous ones in the literature by achieving a cracking time under one second with a 99% accuracy and a 6000€ budget, demonstrating that these two ciphers can be cracked in real time.

Our experience confirms that there is a gap between the theoretical treatment of time/memory trade-off algorithms and their practical implementations. Given the large dimension of the precomputed tables, it is very important to have a precise external memory model that allows both to estimate the cost of the various components and also to parallelize and modularize the system in the correct way. We have implemented a software tool that can be used to compute the tradeoff parameters and estimate the performance of the final system using the external memory model (Veronese et al., 2021). We hope that our design principles and solutions might be useful for the development of similar projects in the future.

Finally, we plan to concretely validate the estimated performance figures of DES and A5/1 ciphers with an actual VHDL design and benchmarking.

ACKNOWLEDGEMENTS

This work has been partially supported by the POR FESR project SAFE PLACE: “Sistemi IoT per ambienti di vita salubri e sicuri”.

REFERENCES


