A Model-based System Engineering Plugin for Safety Architecture Pattern Synthesis

Yuri Gil Dantas¹, Tiziano Munaro¹, Carmen Carlan¹, Vivek Nigam², Simon Barner¹, Shiqing Fan², Alexander Pretschner¹,³, Ulrich Schöpp¹ and Sergey Tverdyshev²

¹fortiss GmbH, Munich, Germany
²Huawei Technologies Düsseldorf GmbH, Düsseldorf, Germany
³Technische Universität München, Munich, Germany

Keywords: Model-based System Engineering, Safety Architecture Patterns, Automation, Tooling.

Abstract: Safety architecture patterns are abstract representations to address faults in the system architecture. In the current state of practice, the decision of which safety architecture pattern to deploy and where in the system architecture is carried out manually by a safety expert. This decision may be time consuming or even lead to human errors. This paper presents Safety Pattern Synthesis, a tool for automating the recommendation of safety architecture patterns during the design of safety-critical systems: 1) Safety Pattern Synthesis recommends patterns to address faults in the system architecture (possibly resulting in more than one architectural solution), 2) the user selects the system architecture with patterns based on, e.g., the criteria provided by Safety Pattern Synthesis, and 3) Safety Pattern Synthesis provides certain requirements that shall be considered in the overall safety engineering process. The proposed tool has been implemented as a plugin in the model-based system engineering tool called AutoFOCUS³. Safety Pattern Synthesis is implemented in Java while using a logic-programming engine as a backend to reason about the safety of the system architecture. This paper provides implementation details about Safety Pattern Synthesis and its applicability in an industrial case study taken from the automotive domain.

1 INTRODUCTION

Safety architecture patterns, such as the Homogeneous Duplex or the Triple Modular Redundancy patterns, are deployed to avoid harm due to faults triggering failures, such as erroneous function or loss of function (Avizienis et al., 2004). An advantage of making use of such patterns in practice is that their goal and development are well understood, and even recommended by standards (ISO26262, 2018)(IEC61508, 2010).

In the current state of practice, the decision of which safety architecture pattern to deploy in a given system architecture is done with limited computer-aided support. Currently, an expert (e.g., a safety engineer) determines which pattern to deploy and where by carrying out a manual safety analysis. As the complexity of systems grows, it becomes challenging for experts to make these decisions due to, e.g., time consuming and human error issues. Moreover, since these decisions are normally made in early stages of design, potential errors or sub-optimal designs may result in high development delays and costs.

Current safety-critical systems are characterized by an ever-increasing number of highly inter-dependent requirements, functions and subsystems. The safe integration of critical and non-critical components onto a shared execution platform is very important to enable the certification of such systems. While integration platforms such as time-space partitioning hypervisors or dedicated hardware units that support the segregation of critical tasks are available today, such constitute a large configuration space that adds additional complexity to determine an architecture configuration that satisfies all constraints (in particular in terms of safety and performance).

The inherent abstraction introduced by Model-Based System Engineering (MBSE) has the potential to meet these challenges, as it has been shown in e.g., an model based engineering approach for mixed-criticality systems (Barner et al., 2017), the model-based architecture exploration approach introduced by Eder et al. (Eder et al., 2018b)(Eder et al., 2018a)(Eder et al., 2020), or in the approaches by
Our goal is to provide safety engineers with computer-aided support for selecting safety architecture patterns in an automated fashion. To this end, we have developed a plugin within the MBSE tool AutoFOCUS3 (Aravantinos et al., 2015) to enable the model-driven approach using safety architecture patterns. We refer to the developed plugin as Safety Pattern Synthesis. Safety Pattern Synthesis relies on MBSE practices to automatically recommend safety architecture patterns for tolerating faults in the system architecture. The intended outcome of Safety Pattern Synthesis is to reduce the effort from safety engineers during a safety analysis, in particular by assisting with the selection of patterns to ensure the required functional safety of the system architecture. To the best of our knowledge, Safety Pattern Synthesis is the first MBSE tool that enables the automated recommendation of safety architecture patterns.

The development of Safety Pattern Synthesis has been motivated by concrete use-cases provided by our industry partner. In this paper, we illustrate how Safety Pattern Synthesis has been used for the development of safe Highway Pilot (HWP) features, such as Adaptive Cruise Control (ACC) and Emergency Brake (EB) functions.

The remainder of this paper is structured as follows: Section 2 presents some background information to help the reader to understand the results presented in the paper. Section 3 describes Safety Pattern Synthesis, including its architecture and implementation details. Safety Pattern Synthesis is validated in Section 4 using an industry use-case. Finally, we conclude the paper by pointing out to related and future work in Sections 5 and 6.

2 BACKGROUND

2.1 Model-based Engineering in AutoFOCUS3

AutoFOCUS3 (AF3) is a model-based open source tool and research platform for safety-critical embedded systems (fortiss GmbH, 2020). AF3 builds on the Eclipse platform and supports the design, development and validation of safety-critical embedded systems in many development phases, including architecture design, implementation, and hardware and software integration.

The tool’s metamodel (Aravantinos et al., 2015)(Barner et al., 2018) provides multiple viewpoints to describe the different aspects of the system under design. The logical architecture represents an implementation-agnostic specification of the system’s behaviour. The technical viewpoint includes a series of models. The task and partition architectures represent the hardware-independent interaction of software tasks and their aggregation into partitions, and the platform architecture describes the system’s hardware including its properties and topology. Finally, the distinct models are linked by means of allocations, defining, e.g., the deployment of tasks to hardware units.

2.2 Safety Concepts

We briefly review some basic safety concepts to set the terminology used in the remainder of the paper. The definition of the safety concepts described below are mainly taken from (Avizienis et al., 2004).

A hazard is a situation that can cause harm to users or businesses. A failure is an event that when occurs results in a deviation of the expected behavior of a function. An error is a deviation of the expected system behavior. A fault is the hypothesized cause of an error. A failure triggered by a fault may lead to a hazard. Normally, failures are associated with a set of predefined Guidewords that characterize intuitively the semantics of such failures. Examples of Guidewords are loss and erroneous that denote, respectively, a failure due to the loss of a function, i.e., a function not operating whatsoever, and a failure due to an erroneous function behavior, e.g., a function not computing correctly some output value. This paper refers to hazards, faults, and failures as safety elements. A component is a part of a system that implements a function and consists of software units or hardware parts. Components may be assigned to an Automotive Safety Integrity Level (ASIL), i.e., the level of safety assurance required ranging among QM, A, B, C, D, where D is the highest assurance level.

A safety architecture pattern (safety pattern for short) is an architectural solution for tolerating faults in the system architecture. A fault detection pattern deactivates the system in the presence of a failure (triggered by a fault) by either transitioning the system to a safe state (e.g., informing the driver to take over the vehicle control) or shutting down the system. A fault tolerant pattern ensures that the system will...
continue to operate in the presence of a failure by providing a redundant component to take over. Fault tolerant patterns improve the availability of the system given the redundant component. A fault tolerant pattern may also transition the system to a safe state or shutdown the system in the presence of a failure in the redundant component.


**Homogeneous Duplex pattern** is a fault tolerant pattern that addresses hardware faults by duplicating the primary hardware component. Similarly, **Heterogeneous Duplex pattern** is a fault tolerant pattern that also addresses hardware faults by duplicating the primary hardware component. However, the primary and the redundant components shall be designed and implemented independently from each other. Homogeneous Duplex pattern may also address software faults as long as the software running in redundant component is implemented using a different design. **Triple Modular Redundancy pattern** is a fault tolerant pattern that addresses hardware faults by triplicating the primary hardware component. **Simplex Architecture pattern** is a fault tolerant pattern that addresses software faults by providing a simple and reliable version of the primary component. **Acceptance Voting pattern** is a fault tolerant pattern that addresses software faults by providing diverse redundancy implementations of the primary software component. **Monitor Actuator pattern** is a fault detection pattern mainly known for addressing hardware faults, but it can also address software faults through the use of plausibility checks.

### 2.3 SafPat (Backend)

A framework called SafPat (Dantas et al., 2020) has been recently proposed for automating the recommendation of safety patterns. SafPat receives as input the designed system architecture and safety elements. SafPat performs changes in the system architecture by adding safety patterns in an automated fashion. SafPat has been implemented in DLV, a logic programming language based on the Answer Set Programming paradigm (Leone et al., 2006). SafPat is the backend of the plugin proposed by this paper.

SafPat consists of a domain-specific language (DSL) for embedded systems and reasoning principles that enable the automated recommendation of which patterns and where in the system architecture they shall be deployed. These reasoning principles are automated by the DLV engine.

### DSL

The DSL enables the specification of architectural elements (e.g., components and channels), safety elements (e.g., faults), and safety patterns. SafPat currently supports the following safety patterns: Acceptance Voting, Homogeneous Duplex, Heterogeneous Duplex, Monitor-Actuator, Simplex Architecture, and Triple Modular Redundancy.

**Table 1** illustrates how SafPat provides semantically-rich description of safety patterns. To this end, we provide an example of a template which is similar to pattern templates appearing in the literature (Armoush, 2010)(Slijivo et al., 2020). We instantiate the template with the Homogeneous Duplex pattern. Specifically, **Table 1** provides a high-level description of the pattern and its specification in SafPat. The assumptions described in the table are not meant to be comprehensive. By assumptions, we refer to requirements that shall be satisfied to ensure the safety patterns work as intended.

#### Reasoning Principles

SafPat provides means to reason about the safety of the system architecture, in particular to recommend safety patterns. SafPat consists of reasoning principle rules to determine when (a) a failure is avoided, (b) a fault is tolerated, and (c) a hazard is controlled (a.k.a. mitigated). Specifically, (a) a failure is avoided if a suitable safety pattern is deployed, (b) a fault is tolerated if all failures triggered by that fault are avoided, and (c) a hazard is controlled if the fault triggering failures leading to that hazard is tolerated.

Whenever a safety pattern is recommended (see next paragraph), the rules for (a), (b), and (c) apply to infer which hazards have been controlled. SafPat only outputs architectural solutions where all hazards (received as input) have been controlled.

SafPat specifies reasoning rules for automating the recommendation of safety patterns. These rules specify conditions for when a particular pattern can be recommended to avoid failures triggered by faults.

The following are the main conditions specified by SafPat when recommending the Homogeneous Duplex pattern (homogeneousDuplex):

- there is a fault FT in the hardware component PR that triggers a failure FL leading to hazard HZ;
- homogeneousDuplex is suitable for addressing hardware faults;
- homogeneousDuplex is suitable for avoiding FL’s type of failure (i.e., erroneous or loss);
- homogeneousDuplex is suitable for addressing the ASIL of HZ. Since the Homogeneous Duplex pattern is suitable for ASIL D, it is also suitable for lower levels, i.e., ASIL A, B and C.
- the safety mechanism type (i.e., fault tolerant or
Table 1: Instantiation of the Homogeneous Duplex pattern. The assumptions are not meant to be comprehensive.

<table>
<thead>
<tr>
<th>Description</th>
<th>SAFPAT Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pattern name</td>
<td>Homogeneous Duplex Pattern</td>
</tr>
<tr>
<td>NAME=homogeneousDuplex;</td>
<td></td>
</tr>
<tr>
<td>Structure</td>
<td>COMPONENTS=[pr,se,fd];</td>
</tr>
<tr>
<td>INPUT_CH=[inp1,inp2];</td>
<td></td>
</tr>
<tr>
<td>INTERNAL_CH=[int1,int2];</td>
<td></td>
</tr>
<tr>
<td>OUTPUT_CH=[out];</td>
<td></td>
</tr>
<tr>
<td>Intent</td>
<td>TYPE_PAT=fault tolerant;</td>
</tr>
<tr>
<td>TYPE_ASIL=d;</td>
<td></td>
</tr>
<tr>
<td>TYPE_CP=[hardware];</td>
<td></td>
</tr>
<tr>
<td>TYPE_FAIL=[erroneous,loss];</td>
<td></td>
</tr>
<tr>
<td>Problem addressed</td>
<td>TYPE_ASSUMPTION=are identical;</td>
</tr>
<tr>
<td>COMPONENTS=[pr,se];</td>
<td></td>
</tr>
<tr>
<td>The primary and the secondary components shall be identical.</td>
<td></td>
</tr>
<tr>
<td>The primary and the secondary components shall be allocated to different hardware units.</td>
<td></td>
</tr>
<tr>
<td>The fault detector shall be verified.</td>
<td></td>
</tr>
<tr>
<td>Assumptions (requirements)</td>
<td>TYPE_ASSUMPTION=are decoupled;</td>
</tr>
<tr>
<td>COMPONENTS=[pr,se];</td>
<td></td>
</tr>
</tbody>
</table>
| Detection) of heterogeneousDuplex matches the type of the safety mechanism chosen by the user. SAFPAT may provide multiple architectural solutions as output, with different safety patterns for each solution. For example, possible patterns for tolerating a software fault include the use of either the Acceptance Voting pattern or the Heterogeneous Duplex pattern. The user may select the most suitable system architecture with patterns based on some criteria such as the ones described in Section 3.1. SAFPAT also specifies requirements for ensuring safety integrity w.r.t. the allocation of software components to hardware components. For example, consider an allocation of a software component SW1 into a hardware component HW1. SAFPAT’s reasoning rules check whether the ASIL of SW1 is higher than the ASIL of HW1. If this condition is true, SAFPAT provides a requirement to allocate SW1 to a hardware component with the same ASIL of SW1.

We refer the interested reader to (Dantas et al., 2020) for the detailed description about SAFPAT, including its reasoning principles rules.

3 SAFETY PATTERN SYNTHESIS

Safety Pattern Synthesis is a plugin of the model-based system engineering tool AutoFOCUS (AF3) for recommending safety patterns. Figure 1 depicts the artifacts that are used by Safety Pattern Synthesis (system architecture and safety elements) and which artifacts are produced (system architecture with patterns and requirements).

- **System Architecture:** This artifact consists of the designed system architecture. The designed architecture includes the task and platform architecture for the system, and the allocation of tasks to hardware units. In addition, architectural components (tasks or hardware units) may be assigned to the ASIL that such components shall be implemented. We assume that the system architecture is designed following an model-based engineering approach, e.g., developed in AF3.

- **Safety Elements:** This artifact consists of the results from a safety analysis1 carried out by a safety engineer on the designed system architecture. This consists of hazards, faults and failures. Faults are associated with architectural components (tasks or hardware units) in the system architecture. As shown in Section 3.1, we have developed a wizard for defining these safety elements in AF3.

- **Safety Pattern Synthesis:** The developed plugin recommends safety architecture patterns based on the system architecture and safety elements. The reasoning on which pattern to select and where to place the selected pattern in the architecture is

---

1 In our example described in Section 4, the safety analysis was carried out using the STPA method
System architecture with patterns

Figure 1: Safety Pattern Synthesis: Simplified diagram. Gray boxes are artifacts received as input or generated for output.

performed with the help of SAFPAT (described in Section 2.3). Safety Pattern Synthesis generates the following artifacts:

- **System Architecture with Patterns**: Safety Pattern Synthesis provides a list of modified AF3 architecture models with patterns. For example, possible solutions for tolerating a hardware fault in the platform architecture include the use of either the Homogeneous Duplex pattern or the Triplex Modular Redundancy pattern. The user of Safety Pattern Synthesis shall then select the most suitable architecture for the system. Section 3.1 provides some criteria to assist the user in selecting the architecture.

- **Requirements**: Safety Pattern Synthesis provides requirements that shall be implemented during system development. In particular, Safety Pattern Synthesis provides requirements for (a) the recommended safety patterns, *i.e.*, requirements to ensure that the recommended safety patterns work as intended (examples of such requirements are described in Table 1), and (b) safety integrity, *i.e.*, to ensure that the allocation of tasks to hardware units complies with the ASIL assigned to tasks.

The following section describes the high-level architecture of Safety Pattern Synthesis, including implementation details and how an user interacts with Safety Pattern Synthesis.

### 3.1 High-level Architecture

The architecture of Safety Pattern Synthesis is illustrated by Figure 2. Safety Pattern Synthesis has been developed, as part of the AF3 framework, in Java (frontend) and DLV (backend), and currently works under Linux and Windows.

Safety Pattern Synthesis receives the input artifacts described above. The architecture of Safety Pattern Synthesis consists of the following components:

- **Safety Elements Wizard**: This component provides a wizard to enable users to define the safety elements obtained from a safety analysis. The component requires an interface to the designed system architecture so that it can assign faults to components (*i.e.*, tasks or hardware units). Figure 4 illustrates our wizard to define safety elements. Firstly, the user defines a hazard consisting of the hazard’s description and its ASIL. Secondly, the user selects the (possibly) faulty components (either tasks for software faults or ECUs for hardware faults). Thirdly, for each selected fault, the user defines the type of failure (either erroneous or loss) triggered by the fault. Finally, the user defines which type of safety mechanism (either fault detection or fault tolerant) shall tolerate the identified faults, and consequently address the identified hazard.

- **Model-to-Model Transformation from AF3 to SAFPAT**: To make use of SAFPAT for safety pattern recommendation, we implemented a model-to-model transformation from AF3 (which is implemented in Java) to SAFPAT (which is implemented in DLV). We transform AF3 system architecture models and safety element models (specified in the wizard) to SAFPAT models. Figure 3 illustrates a model-to-model transformation from a task architecture modeled in AF3 to SAFPAT. The translation is implemented with the help of the EmbASP framework (EmbASP, 2018). EmbASP enables the Java representation of predicates that are specified in a DLV program. We represent in Java each relevant predicate that can be used in the DSL of SafPat. This includes the representation of architectural elements designed in AF3 and safety elements. Technically, we represent each relevant predicate by a Java class.

- **SafPat**: This component reasons about the safety of the system architecture. Explained in Section 2.3, this component is the backend of Safety

---

2Currently, Safety Pattern Synthesis supports two Guidewords, erroneous and loss, which are most commonly used in methodologies such as HAZOP. We plan in the future to incorporate other Guidewords such as early and late.
Figure 2: Architecture of Safety Pattern Synthesis. Gray boxes are artifacts either received as input or generated for output. Safety Pattern Synthesis generates requirements for each System architecture with patterns (output artifact).

Pattern Synthesis. Once the representation is fully realized, Safety Pattern Synthesis (via EmbASP) invokes SafPat by sending the translated system architecture and safety elements. Based on the specified reasoning principles, SAFPAT attempts to deploy safety patterns wherever they are applicable to tolerate faults. SAFPAT may return a list of modified architectures with patterns. SAFPAT also outputs requirements (a.k.a. assumptions).

- **Model-to-Model Transformation from SAFPAT to AF3**: This component translates the results obtained from SAFPAT to AF3 models enabling the representation of the system architecture with safety patterns in AF3. The translation is obtained with the help of the EmbASP framework that enables the parsing of DLV facts to Java. The translation is similar to the one illustrated in Figure 3 (but in reverse order, i.e., from SAFPAT to AF3). To identify the changes in the system architecture, SAFPAT makes explicit all the changes made in the architecture by using a prefixing scheme. This prefixing scheme is used for new channels and new components, and for channels (from the baseline architecture) to be removed.

- **Architecture Generation**: This component provides a list of system architectures with safety patterns represented as AF3 models to be selected by the user. This component implements a wizard for visualizing the solutions obtained from SAFPAT, including a number of criteria to assist the user in selecting the most suitable architecture for system.

Currently, Safety Pattern Synthesis supports the following criteria:

1. **Number of new components** describes the number of diverse application components required by the safety pattern. For example, Heterogeneous Duplex pattern requires one redundant diverse component. The user can make a decision based on, e.g., the number of application components to be developed.

2. **Number of replica components** describes the number of redundant components required by the safety pattern. A user can make a decision based on, e.g., the number of replica that need to be introduced.

3. **Number of pattern support components** describes the number of non-application components required by the safety pattern. Examples of non-application components are the fault detector of the HeterogeneousDuplex pattern and the monitor of the Simplex Architecture pattern. A user can make a decision based on, e.g., the overhead introduced by the safety pattern and on the number of pattern support components to be developed.

4. **Simplified (a.k.a. degraded)** describes whether the modified architecture with patterns contains a simplified application component. For example, the redundant component of the Simplex Architecture pattern is a simpler version of the primary component. A user can make a decision based on, e.g., the minimum available fidelity level of components.

Safety Pattern Synthesis provides two wizards for visualizing the architectural solutions with patterns. One wizard with a spider chart view for showing the criteria based on the recommended patterns. The other wizard implements a table view that provides more detail, in addition to criteria, such as which safety pattern was recommended and additional requirements. For example, the highlighted solution in Figure 5 deploys one instance of the Heterogeneous Duplex pattern.
(htd) and one instance of the Homogeneous Duplex pattern (hmd). Once the user has chosen the system architecture, the user selects and exports an architecture by clicking on the “Select” and “Export” buttons, respectively.

The exported architectural solution (System architecture with patterns) will be shown the modelling view of AF3. An example of the exported solution is presented in Section 4.2.

Remark: Figure 5 shows the additional requirements for ensuring (a) the recommended safety pattern work as intended, and (b) the safety integrity of the system. The highlighted solution in Figure 5 contains 15 requirements, including the ones for the Homogeneous Duplex pattern described in the pattern template (see Table 1). Once an architectural solution has been exported, the implementation of the additional requirements shall be carried during the system development.

3.2 Download

We have built a binary of Safety Pattern Synthesis to ease the use of the plugin. The binary of Safety Pattern Synthesis can be download here (Safety Pattern Synthesis, 2021). It also contains a video illustrating how one can run Safety Pattern Synthesis to select safety patterns in an automated fashion.

4 CASE STUDY

We consider an industrial use case taken from the automotive domain. We describe the system architecture and selected safety elements (e.g., faults) that will serve as input artifacts for Safety Pattern Synthesis. We then run Safety Pattern Synthesis to recommend safety patterns for tolerating the identified faults.

4.1 Use Case

System Architecture. We consider an industrial use-case, namely the Highway Pilot (HWP). The nominal function of a HWP is predominantly defined as the longitudinal and lateral control of a vehicle’s movement up to a given maximum speed to realize a trajectory under consideration of the limitations given by the lane, other vehicles, and the ego vehicle itself.

This specification of the system’s nominal function can be further broken down into functional requirements. The HWP shall

1. Req 1: not cause the ego vehicle to exceed its maximum velocity,

2. Req 2: keep the ego vehicle either at a set speed or adapt its speed to a leading vehicle,

3. Req 3: keep the ego vehicle at the center of the current lane,

4.Req 4: include a stop & go functionality, and

5. Req 5: inform the driver about its status.

As the HWP takes over the complete Dynamic Driving Task (DDT) as well as Object and Event Response (OEDR), the system is classified as a highly safety-critical, ASIL-D rated, level 3 Automated Driving System (ADS) according to the SAE J3016 standard (SAEJ3061, 2012) (ISO26262, 2018).

HWP has been designed in AutoFOCUS3 (AF3) as part of the fortissimo demonstrator platform. The HWP architecture consisting of both task and platform architectures are illustrated in Figure 6.

The Sensor Data Fusion processes data generated by a front-mounted sensors to determine the distance of leading vehicles or obstacles as well as the ego vehicle’s position within the lane. The Adaptive Cruise Control (ACC) and Lane Keeping Assistance (LKA) provide longitudinal and lateral control, respectively—each according to the HWP’s nominal function. The Emergency Brake (EB) provides longitudinal control in case a collision with an obstacle in front of the vehicle is deemed unavoidable. Here, the goal is not collision avoidance, but mitigation. The system is always active as such situations can arise both during manual driving as well as due to a fault of the HWP. The Motion Control coordinates the desired vehicle states given by the driving functions and controls the torque applied by the servo steering, and the throttle position accordingly.

The hardware dedicated to the execution of the HWP is specified by means of hierarchical platform architecture models. A simplified version of the platform architecture is illustrated in Figure 6.

Table 2 describes the allocation of task to hardware units, as well as the ASIL requirements for each component (i.e., the ASIL that each component shall be implemented).

Safety Elements. For the sake of our evaluation, we consider the following safety elements that can be identified from a safety analysis. The identified safety elements are not meant to be comprehensive.

Table 3 describes the identified hazards HZ1 and HZ2. We assigned ASIL B to HZ2 as we consider the exposure of HZ2 as low probability of happening. These hazards may happen on the occurrence or presence of failures triggered by the following faults:

3https://www.fortiss.org/en/research/living-lab/detail/fortissimo
Table 2: Allocation and ASIL of components. Note that last allocation does not comply with the safety integrity level required (i.e., ASIL D task allocated to ASIL B hardware unit). The intended outcome is to show that Safety Pattern Synthesis can provide requirements to ensure the safety integrity w.r.t. allocations.

<table>
<thead>
<tr>
<th>Task</th>
<th>Hardware Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sensor Data Fusion</td>
<td>Host SoC (GPU) [ASIL B]</td>
</tr>
<tr>
<td>ACC [ASIL D]</td>
<td>MCU [ASIL D]</td>
</tr>
<tr>
<td>LKA [ASIL D]</td>
<td>MCU [ASIL D]</td>
</tr>
<tr>
<td>EB [ASIL B]</td>
<td>Host SoC (Vector Cores) [ASIL B]</td>
</tr>
<tr>
<td>Motion Control</td>
<td>AI SoC [ASIL B]</td>
</tr>
</tbody>
</table>

Table 3: Identified hazard for the HWP system.

<table>
<thead>
<tr>
<th>Hazard</th>
<th>Description</th>
<th>ASIL</th>
</tr>
</thead>
<tbody>
<tr>
<td>HZ1</td>
<td>The vehicle violates the safety distance to other road users or objects on the road.</td>
<td>D</td>
</tr>
<tr>
<td>HZ2</td>
<td>Unintended emergency brake.</td>
<td>B</td>
</tr>
</tbody>
</table>

- **FT1**: A software fault occurs in the algorithm implemented by the task implementing ACC causes the provided target deceleration value not be high enough to reach the safety distance between vehicles. The failure of type erroneous triggered by fault FT1 may lead to hazard HZ1.
- **FT2**: A hardware fault occurs in the hardware unit to which EB is allocated. This causes EB not to provide the target deceleration needed to avoid a front-end collision. The failure of type loss triggered by fault FT4 may lead to hazard HZ2.

4.2 Results

Consider the system architecture and the safety elements described in Section 4.1. We run Safety Pattern Synthesis to determine patterns that can tolerate the identified faults and address the identified hazards. Safety Pattern Synthesis recommended twelve solutions for tolerating the identified faults. The recommended safety patterns are described in Table 4. Considering that both the system architecture has been loaded, and the identified safety elements have been annotated to architectural elements, we accomplished the results depicted in Table 4 with a few clicks only.

As an example, consider the task architecture from **Solution 10** illustrated in Figure 7, where the Heterogeneous Duplex pattern is applied to ACC and the Monitor Actuator pattern is applied to EB. Both ACC (V2) and Fault Detector tasks are created to tolerate the software faults that may be present in ACC (V1). That is, if one fault is detected in ACC (V1), the function ACC will continue operating using the outputs from ACC (V2). This solution contains additional requirements to be implemented to ensure that the pattern works as intended such as ACC (V1) and ACC (V2) tasks shall be developed using different design, and for safety integrity such as ACC (V2) and Fault Detector tasks shall be developed using ASIL D requirements to comply with the safety integrity of ACC (V1), as shown in Table 2.

The Monitor Actuator task is created to tolerate hardware faults of type loss in the hardware unit where EB is allocated (i.e., Vector Cores). To this end, the Monitor Actuator task shall implement a timeout algorithm to detect failures of type loss triggered by a fault in Vector Cores. This requirement is provided by Safety Pattern Synthesis to be realized during the system development.

Safety Pattern Synthesis provides requirements to ensure safety integrity w.r.t. allocations. Consider the
Figure 5: Screenshot of the wizard for visualizing architectural solutions with patterns. It includes the recommended patterns, the additional requirements to be implemented during the system development, and some criteria to assist the user in selecting the most suitable architecture for the system.

allocation of the Motion Control [ASIL D] to AI SoC [ASIL B] in Table 2. This allocation does not comply with the safety integrity ASIL D given that AI SoC is ASIL B. Safety Pattern Synthesis provides a requirement to ensure the safety integrity, i.e., Motion Control shall be allocated to an ASIL D hardware unit.

4.3 Discussion

We discuss some issues that are left out of the scope of this work, but that are important for Safety Pattern Synthesis deployment in industry.

Handling Potential Design Option Explosion. Safety Pattern Synthesis may provide a considerably high number of solutions to be selected by the user, as shown in Table 4. Currently, Safety Pattern Synthesis provides four criteria (see Section 3.1) to assist the user with this decision. We are investigating further criteria used, for example, by AutoFOCUS3 for design space exploration (Eder et al., 2020), such as, the performance overhead caused by safety patterns, implementation cost, and the hardware resource usage required by safety patterns. These criteria can be used to rank more precisely design options eliminating non-optimal ones, thus reducing options.

Towards Incremental Development. In this work, we consider only one development loop. That is, once safety elements are identified a user can make use of Safety Pattern Synthesis to deploy safety patterns into the system architecture. It remains to be investigated how Safety Pattern Synthesis can be extended to support incremental development where several loops are involved. For example, consider an architecture with safety patterns, possibly recommended by Safety Pattern Synthesis, and a new unhandled fault. Currently Safety Pattern Synthesis would recommend new safety patterns without modifying the existing ones. This may not lead to optimal solutions as it does not exploit synergies between patterns, e.g., a safety pattern that provide more fault tolerance can subsume other weaker patterns. It seems possible to use Safety Pattern Synthesis in a search mechanism procedure where pattern recommendations are withdrawn by backtracking and new more more optimized architectures are recommend.

Scalability. Safety Pattern Synthesis reduces the problem of pattern recommendation to a logical theory (specified by SAFPAT) that is NP-complete in general. This does not necessary mean that Safety Pattern Synthesis cannot be used in practice as specialized engines, such as SMT-solvers, have been used in industry projects (Eder et al., 2020) for other
design space exploration problems that are also NP-hard. Moreover, given that the focus of Safety Pattern Synthesis is on development time and not runtime, Safety Pattern Synthesis’s performance requirements ranges on hours (and even days). However, a more dedicated study shall be carried out to determine exactly the Safety Pattern Synthesis’s scalability. We are aiming to achieve this by using more realistic examples provided by our industry collaboration. The results shown in Section 4.2 only took a few seconds to be computed, but the computation may change depending on, e.g., the size of the system architecture and the number of safety elements.

5 RELATED WORK

A catalog of safety architecture patterns for safety-critical systems have been presented in (Douglass, 2012)(Armoush, 2010)(Preschern et al., 2013a). In particular, (Armoush, 2010) has proposed a pattern template for providing a consistent representation for safety architecture patterns. This template has been instantiated with several patterns for tolerating hardware and software faults. Safety Pattern Synthesis currently supports a subset of such patterns.

We have been inspired by (Martin et al., 2020) that proposed a pattern-based approach providing guidance w.r.t. selection of safety (and security) patterns. A key difference to our work is that we propose a tool for automating the recommendation of safety patterns, while in (Martin et al., 2020) the recommendation of patterns was done in a manual fashion. This approach also includes guidance for selecting security patterns (e.g., firewall) to address security problems (i.e., threats), and for clarifying possible safety conflicts when deploying such patterns. For example, one may deploy a firewall to mitigate identified threats. The deployed firewall may, however, lead to new system faults if it erroneously blocks legitimate messages. We are investigating how to include security aspects into Safety Pattern Synthesis by extending the work by (Dantas et al., 2020) to reason about the security of system architectures to automate the recommendation or security patterns.

Approaches combining MBSE with safety analysis have been proposed by, e.g., (Papadopoulos et al., 2011)(Belmonte and Soubiran, 2012). For example, the HiP-HOPS tool (Papadopoulos et al., 2011) has been proposed to semi-automate the safety analysis process (using FTA and FMEA techniques) on system architectures. HiP-HOPS enables a user to annotate the given architecture with data describing how individual components can fail. HiP-HOPS examines the data and automatically identifies a list of system faults that shall be later addressed by safety mechanisms. Our work complements (Papadopoulos et al., 2011) by providing means to automate the recommendation of such safety mechanisms to tolerate identified faults. We are interested in extending Safety Pattern Synthesis to enable the automatic identification of system faults by, e.g., using tools like HiP-HOPS.

(Eder et al., 2017) proposed a design space exploration approach to enable the allocation of software components into hardware units in a semi-automated fashion. This approach takes into account the structure of system architectures (incl., software components and hardware units), and a DSL to formalize requirements (e.g., timing, memory consumption) w.r.t. the design space exploration problem. This DSL is
Table 4: Solutions recommended by our plugin.

<table>
<thead>
<tr>
<th>Solution</th>
<th>Recommended Safety Patterns</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Simplex Architecture for tolerating the software fault FT1, \textit{i.e.}, the pattern is applied to ACC. Heterogeneous Duplex for tolerating the hardware fault FT2, \textit{i.e.}, the pattern is applied to EB.</td>
</tr>
<tr>
<td>1</td>
<td>Two instances of the Heterogeneous Duplex pattern, where the first instance tolerates the software fault FT1 (\textit{i.e.}, pattern is applied to ACC), and the second instance tolerates the hardware fault FT2 (\textit{i.e.}, pattern is applied to EB).</td>
</tr>
<tr>
<td>2</td>
<td>Acceptance Voting for fault FT1. Heterogeneous Duplex for fault FT2.</td>
</tr>
<tr>
<td>3</td>
<td>Simplex Architecture for fault FT1. Triple Modular Redundancy for fault FT2.</td>
</tr>
<tr>
<td>4</td>
<td>Heterogeneous Duplex for fault FT1. Triple Modular Redundancy for fault FT2.</td>
</tr>
<tr>
<td>5</td>
<td>Acceptance Voting for fault FT1. Triple Modular Redundancy for fault FT2.</td>
</tr>
<tr>
<td>7</td>
<td>Heterogeneous Duplex for fault FT1. Homogeneous Duplex for fault FT2.</td>
</tr>
<tr>
<td>10</td>
<td>Heterogeneous Duplex for fault FT1. Monitor Actuator for fault FT2.</td>
</tr>
</tbody>
</table>

specified as a first-order logic language that can be automated by solving techniques such as Satisfiability Modulo Theories (SMT) (de Moura and Bjørner, 2008). The combination of the proposed DSL with the designed system architectures enabled the applicability of the semi-automated design space exploration for allocating software components into hardware units. This approach has been extended to enable a synthesis of the topology of technical platforms together with a deployment (Eder et al., 2018b). The approach has been implemented as a feature of AF3. Safety Pattern Synthesis currently deals with requirements (in terms of allocation constraints) provided by SAFEPAT in a manual fashion. We believe that we can combine our work with (Eder et al., 2018b, Eder et al., 2017) to implement these requirements in an automated fashion.

6 CONCLUSION

This paper presented Safety Pattern Synthesis – a plugin for automating the recommendation of safety patterns within the model-based system engineering tool AutoFOCUS3. Safety Pattern Synthesis is guided by the results of a safety analysis. It takes as input information on how faults may trigger identified hazards in the system architecture. Guided by this information, Safety Pattern Synthesis automatically recommends safety patterns to address the identified hazards. Safety Pattern Synthesis also recommends requirements (w.r.t. the recommended patterns and safety integrity) that shall be implemented during the system development.

Safety Pattern Synthesis has been developed with the intention of reducing the effort required by safety engineers while carrying out a safety analysis on safety-critical systems such as autonomous vehicles.

ACKNOWLEDGEMENTS

We thank Christoph Ainhauser and Sandro Nuesch for their help in the early phase of this work.

REFERENCES


