Interfacing Digital and Analog Models for Fast Simulation and Virtual Prototyping

Daniela Genius¹ and Ludovic Apvrille²

¹Sorbonne Université, LIP6, CNRS UMR 7606, Paris, France ²LTCI, Télécom, Université Paris-Saclay, Paris, France

Keywords: System-level Design, Virtual Prototyping, Cyber-physical Systems, Co-simulation.

Abstract: The paper presents an enhancement for the virtual simulation of analog/mixed-signal systems from high-level SysML models. Embedded systems, e.g. in robotic systems, feature both digital and analog circuits such as sensors and actuators. Simulation of these system requires to handle both domains (digital, analog); our aim is thus to make the interactions between these two domains explicit. For this, the paper first defines new send and receive procedures, then explains how to check semantic aspects of models to ensure a correct simulation. A running example illustrates the basic concepts of our approach. A proof of concept based on an existing rover is also presented.

1 INTRODUCTION

Model-driven techniques have been proposed for designing both software and hardware aspects of digital platforms. High level models are employed to specify the functionality of the system, and subsequent model transformations are applied until a virtual prototype containing software and hardware can be generated. However, embedded systems -e.g. robotics, automotive and medical systems- are frequently built upon heterogeneous hardware components such as processors, FPGAs, DSPs, hardware accelerators, digital and analog analog/mixed signal (AMS) and radio frequency (RF) circuits. We focus on embedded systems running on (multi-processor) Systemson-Chip, containing application software, operating systems and hardware. Yet, it is impossible to obtain simulation results close enough to reality without using different Models of Computation (MoCs): one for the digital part, and one for the analog part. A difficulty is then to associate the two MoCs. Finding the right level of abstraction to do this is an important factor that strongly impacts the relevance of simulation results.

TTool (Apvrille et al., 2020) already captures software with a SysML-like notation (blocks, state machines), formally verifies these models and generates C code running on a digital virtual prototype. This generation is expected to produce correct by construction code, unless user-defined code is inserted in state machines (entry code or custom methods).

We focus on the link between the analog and digi-

tal MoCs, already discussed in (Genius et al., 2019a). Our contribution relies on adding new SysML blocks and state machine operators in order to model links between analog and digital domains, and integrate these new aspects into a SysML-like notation. Moreover, from this notation, the paper proposes a modelto-virtual-prototype transformation combining SystemC and SystemC-AMS in order to evaluate the system under design. The paper shows the semantic issues and ways to handle them. As a result, we provide a better integration of analog design within the SysML (digital) world.

The next section gives an overview of existing approaches targeting the modeling and/or co-simulation of cyber-physical systems. Section 3 presents the basic concepts behind the simulation of analog components. Section 4 explains how digital and analog components can be modeled and evaluated together. Section 5 presents a rover case study. Finally, section 6 concludes the paper and draws perspectives.

2 RELATED WORK

Embedded Systems have strict performance and realtime constraints; they often run on (very) limited resources. UML defines extension mechanisms called profiles to e.g., define new operators, provide their semantics and supply a methodology. UML profiles are defined either by OMG (e.g. MARTE (Vidal et al., 2009), and SysML (Friedenthal et al., 2014) or by tool

224

Genius, D. and Apvrille, L. Interfacing Digital and Analog Models for Fast Simulation and Virtual Prototyping. DOI: 10.5220/0010257202240231 In Proceedings of the 9th International Conference on Model-Driven Engineering and Software Development (MODELSWARD 2021), pages 224-231 ISBN: 978-989-758-487-9

Copyright © 2021 by SCITEPRESS - Science and Technology Publications, Lda. All rights reserved

vendors (e.g. in Rhapsody, Artisan).

2.1 SysML

System engineers have an approach which is different from the one preferred by software designers in many ways; in particular they need to express allocation relations, which are not well supported in UML¹. SysML is a UML 2 profile developed by the Object Management Group (OMG) and the International Council on Systems Engineering (INCOSE). It is a graphical modeling language that supports the specification, analysis, design, verification, and validation of systems that include hardware and software, but also data, staff, procedures, and facilities. Proprietary tools like Enterprise Architecture (Lankhorst et al., 2009), Rhapsody(Schinz et al., 2004) and free software tools like Polarsys(Blondelle et al., 2015), Papyrus (Lanusse et al., 2009), and TTool (Apvrille et al., 2020), support SysML.

UML/SysML based modeling techniques are far less widely used for heterogeneous system design (Selic and Gérard, 2013). With few exceptions (Taha et al., 2010; Li et al., 2018), they do not support refinement until cycle/bit accurate level virtual prototypes nor provide OS support for full-system simulation. Co-simulation between different Models of Computation is usually not addressed.

2.2 Analog/Mixed Signal Design

Several well established tools in analog/mixed signal design, like *Ptolemy II* (Lee, 2010) (Ptolemy.org, 2014), are based upon a data-flow model. They target heterogeneous system design by defining several sub domains and using hierarchical models. Yet, the Instantiation of elements controlling time synchronization between domains is left to designers.

Metro II (Davare et al., 2007) introduces hierarchy and allows so-called *Adaptors* for data synchronization, which serve as a bridge between the semantics of components belonging to different Models of Computation (MoCs). Model designers still have to implement time synchronization by means of constraints, assertions, annotators and schedulers. As a common simulation kernel handles the entire process execution (digital and analog), MoCs are not well separated.

Discrete Event System Specification (DEVS (Concepcion and Zeigler, 1988)) is a modular and hierarchical formalism for modeling and analyzing general systems. DEVS supports discrete events and continuous systems described by differential equations, or hybrid systems. A dozen of platform implementations based on DEVS exist, ranging from Petri Net over object oriented to Python based.

Modelica (Fritzson and Engelson, 1998) is an object-oriented modeling language for componentoriented systems containing e.g. mechanical, electrical, electronic and hydraulic components. Classes contain a set of equations that can be translated into objects running on a simulation engine. Yet, since time synchronization is not predefined, the simulation engine must manipulate objects in a symbolic way in order to determine an execution order between components of different MoCs.

Several frameworks for modeling digital hardware are based on SystemC (IEEE, 2011), a library of C++ classes. SystemC AMS extensions based on SystemC is about to become a standard within the analog/mixed signal hardware design domain (Vachoux et al., 2003). None of these approaches provide a high-level, graphical interface for specifying the application.

3 BASIC CONCEPTS

Our approach targets the interaction between two simulation semantics related to two different models of computation, and make them comprehensible from the software design point of view. For the digital part of the system, we model embedded software in a SysML-like manner; the hardware is modeled in SystemC, running a minimal operating system (Becoulet, 2010). For the digital part of the system, a *Discrete Event (DE)* MoC is employed. For the analog part, a model derived from static data-flow, named *Timed Data Flow (TDF)*, is used. Our aim is to make the interactions between these two MoCs explicit by defining send and receive operators to be used in the state machines. We also intend to represent the results of simulation with sequence diagrams.

3.1 SysML Representation

Generally speaking, TTool, our framework, supports most SysML diagrams: requirement diagrams, use case diagrams, sequence diagrams and activity diagrams for analysis, block definition diagrams, internal block diagrams and state machines diagrams for design. Our present contribution focuses on design diagrams. TTool slightly extends OMG-based SysML: our block diagram merges block and internal block diagrams, modifies SysML parametric diagrams to express properties, but do not support continuous flows.

¹UML supports deployment diagram in which artifacts can be associated to nodes.

Block diagrams define blocks and their interconnection; their behavior is expressed with State Machine Diagram, one per block. We give a formal semantics to block and state machine diagrams as a starting point for simulation, verification and code generation. Ports are connected to allow the state machines corresponding to each block to exchange signals. Figure 1 shows a block diagram consisting of a single block with one attribute, one method and one signal.



State machine diagrams are composed of *states* and *transitions*, as shown in Figure 2. A *transition* is triggered by an action (signal reception, signal sending, setting of attributes) if all its conditions are resolved (guard, timing constraint).

SysML State Machines are enhanced with *delays*: *after(tmin*, *tmax*) models a non deterministic delay during which a block is suspended. Also, receiving or sending a message is made explicit.

An asynchronous communication is FIFO-based, i.e. a reader can fire the transition leading to a reading operation only if if size(FIFO) > 0. FIFO communication is always blocking for the reader but can be blocking or non-blocking for the writer. In a synchronous communication, the reading and writing transitions are fired simultaneously whenever a rendezvous is possible.

From the same state, it is possible to wait for several signals (see Figure 3). For an asynchronous communication, the first signal in the input queues triggers the transition, for a synchronous communication, the first ready-to-execute rendezvous triggers the transition. The others are discarded.



Figure 3: Multiple signal reception from one state. Only one signal reception is executed among the possible ones.

Functional simulation generates a random execution trace depicted as a *sequence diagram*. A reachability graph shows all possible situations. Model-checking can directly be performed on the model, i.e. without generating an intermediate formal specification. Additionaly, a reachability graph can be generated also directly from the model.

3.2 Timed Data Flow

SystemC AMS predefines several Models of Computation, the most important one being the *Timed Data Flow* (TDF), which is based on the timeless Synchronous Data Flow (SDF) semantics (Lee and Messerschmitt, 1987). At each time step, a TDF module reads a fixed number of samples from each of its input ports, then executes the processing function, and finally writes a fixed number of samples to each of its output ports.

Figure 4 shows a graphical representation of a TDF cluster, as defined in the SystemC AMS standard. DE modules are represented as white blocks, TDF modules as gray blocks, TDF ports as black squares, converter ports connecting te TDF and the DE domain as black and white squares, and finally TDF signals as arrows.



Figure 4: TDF Cluster.

TDF modules have the following attributes:

- Module timestep (**Tm**) denotes the period during which a module is activated. One module is activated only if there are enough samples available at its input ports.
- Rate (**R**). A module reads or writes a fixed number of data samples each time it is activated. This

number is annotated to the ports and it is known as the *Port Rate*.

- Port timestep (**Tp**) is the period during which each port of a module is activated. It also denotes the time interval between two samples that are being read or written.
- Delay (**D**). A delay *D* can be assigned to a port to make it store a given number of samples each time it is activated, and read or write them in the next activation.

In the example shown in Figure 4, there are TDF ports between A and B, and B outputs to a converter port. Port rates, delays and timesteps as well as module timesteps are given for the TDF modules. TDF clusters thus run continuously according to their schedule, proposing values on their converter ports to the outer world (i.e. the interface to/from the digital parts).

4 GENERALIZING COMMUNICATION BETWEEN ANALOG AND DIGITAL DOMAIN

It is obvious that the two models (digital, analog) described above are difficult to reconcile. Before this contribution, sending and receiving AMS signals could not be represented in SysML, thus leading to manually capture parts of the system. Indeed, analog and digital domain must be connected with a dedicated hardware unit. Figure 5 ((Cortés Porto et al., 2019)) shows such a unit, named General Purpose I/O (GPIO).



Figure 5: General Purpose I/O unit interfacing between digital and analog part of the virtual platform.

Definition: A diagram representing analog and digital hardware (including SW tasks and logical channels) is called *Extended Deployment Diagram (EDD)*.

Figure 6 shows the EDD of a basic hardware platform featuring an analog circuit (in gray) as well as digital elements consisting of a processor (CPU), an interconnection network, a terminal (TTY) and a memory. The communication links between the hard-ware components of the digital platform are all based on the Virtual Component Interconnect standard (VSI Alliance, 2000).



Figure 6: Extended Deployment Diagram.

To define the communication with analog blocks, we suggest to use signal sending and receiving in SysML state machines both for digital or AMS signals. Before the present contribution, interfacing was relying on so-called *entry code*, i.e. handwritten pieces of C code inserted into the **states** of the SysML state machines. In this code, sending and receiving is handled by read and write primitives from/to GPIOs. Another limitation was that exchanges were limited to integer values only, whereas communications between software blocks as expressed in SysML can deal with complex data types.

To address these lacks, we introduce a new representation in the SysML block diagram: an interface that can handle analog signals on one side and transfer to the digital platform on the other side, and reciprocally. To be more precise, TDF signals are sampled, i.e. they change according to a fixed regular schedule. The digital domain interrogates or updates these signals, more or less irregularly. This domain thus acts as a *master* in system design terminology. Yet, a problem is to avoid reading or writing obsolete signals between the digital and the analog domain: those are signals that are transferred via the GPIO even if discarded afterwards.

Definition: An *AMS Interface* is a SysML representation of all communications on one or several channels between two functional blocks, one in the analog domain and the other one in the digital domain.

Definition: We call a block diagram enhanced with interfaces an *Extended Block Diagram (EBD)*.

Figure 7 shows an extended block diagram for the basic system depicted before. This diagram has two blocks: a software block and an interface block, the latter being a stereotyped SysML block. On the left of the Figure, the interface block features four attributes of boolean, integer and floating types. On the right side, a digital block defines the corresponding attributes. They communicate by a bi-directional

channel which definition is similar to logical channels between "regular" blocks, except that they represent a bi-directional communication between analog and digital domains.

The digital block sends a signal containing two parameters b and n to the analog interface, which then receives them and sends an answer, also featuring two parameters v and d (Figure 8).

Definition: An *AMS Interface Channel* is a channel between an interface block and a (regular) SysML block.

Note that floating point values, necessary to represent TDF outputs (sampled continuous values), are allowed in interface channels, but cannot yet be used in digital blocks. Actually, the use of floats in digital blocks would require having a model-checker handling float values, which is not currently the case.



Figure 7: Extended Block Diagram.

Figure 8 shows the state machine representation of *Block0*, while Figure 9 shows the behaviour of *inter-face0*. The new sending and receiving primitives are represented in the same style as digital-to-digital operators. However, as certain features are not allowed in digital-to-digital channels (in particular formal verification of the digital software part cannot handle floating point values), we integrated additional checks into our tool.



Figure 8: Minimal analog-digital system: Block.

As explained before, sending and receive actions are no more captured in the entry code of states, but are now expressed as operators on transitions between states. Yet, choices between multiple receptions (as represented in Figure 3) can now be expressed, leading to new issues. TDF signals are "sampled" by the AMS Interface, i.e. their current value at a given time instant is taken, but they still remain available on the converter ports during that cycle of the TDF schedule. On the digital side, once a channel has been sent



Figure 9: Minimal analog-digital system: AMS Interface.



Figure 10: Multiple signal reception.

to a channel, its is assumed to be "consumed" one the sending side. Similarly, once read, an asynchronous signal is not present anymore in its corresponding FIFO. In the toy example featured throughout Figures 6 to 12, reception of a signal stemming from the analog domain is always followed by a sending of a signal to analog, and inversely a sending to the digital domain is followed by a receiving from that domain. The state machine of *Block0* in Figure 8 shows that a signal *from_analog* is first received, then a signal *to_analog* is sent.

If we were to replace the state machine of *Block0* with the one shown in Figure 10, where a non-deterministic choice between transitions is made (reading between two channels), we would have to discard the one of the two signals which was not read.

Signals from the interface must thus be discarded in two cases:

- Signals sent from AMS: when the receiving transition is not taken.
- Signals received by AMS: when the sending transition is not taken.

AMS Signals sent via an AMS Interface are thus discarded if not received immediately.

Figure 11 shows how signals can be connected together, in the same way as for digital signals. In the given example, the signal *to_analog* has been connected to the *from_digital* signal of the interface, the signal *to_digital* of the interface still has to be connected to *from_analog*.

Figure 12 shows on its right the code generated for the state machine: a POSIX task containing a switch statement where each state is a case. The *read_gpio2vci* and *write_gpio2vci* primitives pertaining to the sending and receiving of parametrized signals are shown in the frames, respectively.

-Connecting signals in from_analog(int v, double d) 💌 = out to_digital(int v, double d) 💌	Connected signals BlockO.to_analog(bool b, int n) -> InterfaceO.from_digital(bool b, int n)
	Up
Connect Signals	Down
	Remove connected signals
Cancel	Save and Close

Figure 11: Minimal analog-digital system: connecting signals in the interface.

5 CASE STUDY

In order to illustrate our contribution, in particular its impact on system models, we consider a simple rover destined to assist rescuers to find victims buried in rubble. The rover is equipped with ultrasonic sensors, located in the front, rear, top, and sides. These sensors allow the rover to detect obstacles to navigate autonomously (Tanzi et al., 2016). In (Genius et al., 2019a), a previous model was presented, using entry code in the state machine diagrams.

The rover adjusts its acquisition behavior based on the situation. When it detects no obstacles in proximity, the rover decreases its sampling rate, assuming that no obstacles will suddenly appear in its path. When an obstacle is detected in (very) close proximity, i.e. in its "safety bubble", the rover adapts its behavior and increases its acquisition rate. When the rover has detected obstacles in very close proximity, exact distances to obstacles become more critical. A more accurate distance calculations must also take into account environmental conditions such as temperature and pressure: they can be captured on demand with dedicated sensors.

5.1 Software Model

The model consists of four components: *MainControl, MotorControl* and two sensors, a distance sensor and a temperature sensor (Figure 13). The Software/Analog Design level representation thus consists of four SysML blocks. The leftmost blocks, representing the (new) interfaces to two sensors, are shown in gray, stereotyped them as *interfaces*. Note in particular that three parameters, representing the three ultrasonic sensors pointing in different directions, are contained in the *sensorData* signal: *distance(int distanceLeft, int distanceFront, intDistanceRight)*. In the opposite direction, a signal *newRate* indicates a modified sampling rate.

5.2 SystemC AMS Model

Figure 14 shows the SystemC AMS representation of one of the sensors, the distance sensor, in a dedicated panel which allows a graphical representation of SystemC AMS modules in the notation of (Accellera Systems Initiative, 2020) (see Figure 4) integrated into out tool. The interface appears as DE module within the cluster. Signal toAMS transmits an eventual change of the sampling rate, fromAMS the three measured distances destined to become parameters of the signal. On the right of the figure, the GPIO2VCI interface is shown. As said above, there can be only one GPIO2VCI interface for reasons of hardware cost and simulation time, thus all three parameter values distanceLeft, distanceRight, distanceFront are contained in a VCI burst. Whenever an AMS channel read or write operation is found in the State Machine diagram, a communication with the analog part occurs. TempData, newRate and control (e.g. switching the temperature sensor on and off) are signals that are only read or written depending on the transition taken, discarded if unused.

We require that all parts of the model are checked against syntax errors and against semantic aspects described in previous section, before any code is generated. For the analog part itself, this is guaranteed by the mechanisms described in (Genius et al., 2019b).

6 CONCLUSION

In this paper, we introduce new operators and diagrams captured in a SysML way. This eases modeling and understanding of mixed analog/digital systems. Communications can be expressed in a general way, abstracting sending of data packets by dealing with communications by signals containing parameters. From SysML diagrams, the virtual prototype for co-simulation can be generated in SystemC(-AMS).

Thanks to this new contribution, insertion of handwritten code for analog/digital communication is no







Figure 14: Rover system: distance sensor model in the SystemC AMS panel.

longer necessary. Our approach is integrated in a lightweight, easy-to-use toolkit allowing fast simulation with model animation, formal proof at the push of a button for the digital part and automated checking of schedulability and causality for the analog part. The tool is a free software.

The introduction of send-to-analog and receivefrom-analog operators into the state machine diagrams opens up interesting questions on the interaction of the semantics of state machine diagrams (digital) on the one hand and timed data flow (analog) on the other, which for now is quite restricted; extensions and their incidence on causality and schedulability on the analog side will be explored in future work. The concept is currently being applied to larger case studies, an automatic braking application, and a portable echo-stethoscope.

REFERENCES

Accellera Systems Initiative (2020). SystemC AMS exten-

sions Users Guide, Version 2.0.

- Apvrille, L., de Saqui-Sannes, P., and Vingerhoeds, R. (2020). An educational case study of using sysml and ttool for unmanned aerial vehicles design. *IEEE Journal on Miniaturization for Air and Space Systems*, 1(2):117–129.
- Becoulet, A. (2010). http://www.mutekh.org.
- Blondelle, G., Bordeleau, F., and Exertier, D. (2015). Polarsys: A new collaborative ecosystem for open source solutions for systems engineering driven by major industry players. *INSIGHT*, 18(2):35–38.
- Concepcion, A. I. and Zeigler, B. P. (1988). DEVS formalism: A framework for hierarchical model development. *IEEE Transactions on Software Engineering*, 14(2):228–241.
- Cortés Porto, R., Daniela Genius, and Ludovic Apvrille (2019). Modeling and virtual prototyping for embedded systems on mixed-signal multicores. In *RAPIDO*.
- Davare, A., Densmore, D., Meyerowitz, T., Pinto, A., Sangiovanni-Vincentelli, A., Yang, G., Zeng, H., and Zhu, Q. (2007). A next-generation design framework for platform-based design. In *DVCon*, volume 152.
- Friedenthal, S., Moore, A., and Steiner, R. (2014). A practical guide to SysML: the systems modeling language. Morgan Kaufmann.
- Fritzson, P. and Engelson, V. (1998). Modelica- a unified object-oriented language for system modeling and simulation. In *European Conf. on Object-Oriented Programming*, pages 67–90. Springer.
- Genius, D., Cortés Porto, R., Apvrille, L., and Pêcheux, F. (2019a). A tool for high-level modeling of analog/mixed signal embedded systems. In MODEL-SWARD.
- Genius, D., Porto, R. C., Apvrille, L., and Pêcheux, F. (2019b). A framework for multi-level modeling of analog/mixed signal embedded systems. In *International Conference on Model-Driven Engineering and Software Development*, pages 201–224. Springer.
- IEEE (2011). SystemC. IEEE Standard 1666-2011.
- Lankhorst, M. et al. (2009). *Enterprise architecture at work*, volume 352. Springer.
- Lanusse, A., Tanguy, Y., Espinoza, H., Mraidha, C., Gerard, S., Tessier, P., Schnekenburger, R., Dubois, H., and Terrier, F. (2009). Papyrus uml: an open source toolset for mda. In *Proc. ECMDA-FA*, pages 1–4.
- Lee, E. A. (2010). Disciplined heterogeneous modeling. In Petriu, D., Rouquette, N., and Haugen, O., editors, Proceedings of the ACM/IEEE 13th International Conference on Model Driven Engineering, Languages, and Systems (MODELS), pages 273–287. LNCS 6395, Springer-Verlag.
- Lee, E. A. and Messerschmitt, D. G. (1987). Synchronous data flow. *Proceedings of the IEEE*, 75(9):1235–1245.
- Li, L. W., Genius, D., and Apvrille, L. (2018). Formal and virtual multi-level design space exploration. In MOD-ELSWARD, Springer CCIS, vol 880, pages 47–71.
- Ptolemy.org, editor (2014). System Design, Modeling, and Simulation using Ptolemy II.
- Schinz, I., Toben, T., Mrugalla, C., and Westphal, B. (2004). The rhapsody uml verification environment. In Proceedings of the Second International Conference on

Software Engineering and Formal Methods, 2004. SEFM 2004., pages 174–183. IEEE.

- Selic, B. and Gérard, S. (2013). Modeling and Analysis of Real-Time and Embedded Systems with UML and MARTE: Developing Cyber-Physical Systems. Elsevier.
- Taha, S., Radermacher, A., and Gérard, S. (2010). An entirely model-based framework for hardware design and simulation. In *DIPES/BICC*, volume 329 of *IFIP Advances in Information and Communication Technology*, pages 31–42. Springer.
- Tanzi, T., Chandra, M., Isnard, J., Camara, D., Sebastien, O., and Harivelo, F. (2016). Towards "drone-borne" disaster management: Future application scenarios. In *ISPRS Annals of Photogrammetry, Remote Sensing* and Spatial Information Sciences, volume III-8, pages 181–189.
- Vachoux, A., Grimm, C., and Einwich, K. (2003). Analog and mixed signal modelling with SystemC-AMS. In *ISCAS (3)*, pages 914–917. IEEE.
- Vidal, J., de Lamotte, F., Gogniat, G., Soulard, P., and Diguet, J.-P. (2009). A co-design approach for embedded system modeling and code generation with UML and MARTE. In *DATE*, pages 226–231. IEEE.
- VSI Alliance (2000). Virtual Component Interface Standard (OCB 2 2,0).