A Parallel Many-core CUDA-based Graph Labeling Computation

Stefano Quer

Department of Control and Computer Engineering (DAUIN), Politecnico di Torino, Turin, Italy

Keywords: Graph Theory, Graph Algorithms, Algorithm Design and Analysis, Parallel Algorithms, Graphics Processors.

Abstract: When working on graphs, reachability is among the most common problems to address, since it is the base for many other algorithms. As with the advent of distributed systems, which process large amounts of data, many applications must quickly explore graphs with millions of vertices, scalable solutions have become of paramount importance. Modern GPUs provide highly parallel systems based on many-core architectures and have gained popularity in parallelizing algorithms that run on large data sets. In this paper, we extend a very efficient state-of-the-art graph-labeling method, namely the GRAIL algorithm, to architectures which exhibit a great amount of data parallelism, i.e., many-core CUDA-based GPUs. GRAIL creates a scalable index for answering reachability queries, and it heavily relies on depth-first searches. As depth-first visits are intrinsically recursive and they cannot be efficiently implemented on parallel systems, we devise an alternative approach based on a sequence of breadth-first visits. The paper explores our efforts in this direction, and it analyzes the difficulties encountered and the solutions chosen to overcome them. It also presents a comparison (in terms of times to create the index and to use it for reachability queries) between the CPU and the GPU-based versions.

1 INTRODUCTION

Given a directed graph, the basic reachability query answers whether there is a simple path leading from a vertex u to another vertex v. Reachability plays an important role in several modern applications such as office systems, software management, geographical navigation, Internet routing, and XML indexing. As one of the most fundamental graph operators, it has also drawn much research interest in recent years (Chen and Chen, 2011; Zhang et al., 2012; Ruoming and Guan, 2013; Su et al., 2017).

Standard approaches to solve reachability queries rely either on graph traversal algorithms or on the computation of the Transitive Closure of the graph. Unfortunately, breadth-first (BFS) and depth-first (DFS) searches have linear time complexity (in the graph size) for each query. At the same time, storing the list of all reachable nodes for every vertex implies a quadratic memory occupation (in the graph size). As a consequence, both of these direct approaches do not scale well for large graphs, and most practical reachability algorithms lie somewhere in between them. Current approaches usually involve a pre-processing phase which creates an “index”, and then they use this index to achieve efficient traversal times for each query. An index essentially consists in some sort of graph labeling, i.e., it associates extra information items with the vertices, while keeping their amount within reasonable limits. These data structures are then used to develop efficient queries, resulting in a speed-up of the query resolution time at the expense of requiring more space to store the labeling. Existing algorithms differentiate themselves according to several factors, but the trade-off between the indexing space and the querying time often constitutes their basic characteristic. In recent times their biggest limitation lies in their capacity to process large graphs efficiently, and so scalability has become one of the most significant metrics for analyzing reachability methods.

Interestingly, recently there has also been an emerging trend to develop applications that scale gracefully by exploiting the increasing number of processors provided by parallel systems. The advent of NVIDIA’s general purpose GPU (Graphical Processing Unit) architecture, commonly known as CUDA, has transformed mainstream computers into highly-parallel systems with significant computational power. Since the release of CUDA’s first version in 2006, there has been a continued effort to redesign algorithms in order for them to exhibit a
large degree of data parallelism and benefit from the ever-increasing number of processors and bandwidth available on GPUs. Specifically, GPUs are especially designed to concurrently and efficiently execute the same program over different data. For that reason, there has been a recent boost in producing graph-processing software in CUDA, both from NVIDIA, with its NVIDIA Graph Analytic library, and from independent projects, such as the recent GUNROCK library.

In this context, we propose an analysis, and a many-core CUDA-based implementation, of the indexing method called GRAIL (Yildirim et al., 2010). GRAIL (Graph Reachability Indexing via RAndomized Interval Labeling) was designed with particular emphasis on scalability as it has linear index creation time and linear space occupation. Moreover, it is able to solve reachability queries with time costs ranging from constant to linear in the graph size. The core of this work is to study how to redesign its entire work-flow such that it exhibits a higher degree of data parallelism, and it can benefit from execution on Single Instruction, Multiple Threads (SIMT) systems.

GRAIL is essentially based on the DFS procedure. DFS is intrinsically recursive and it essentially proceeds sequentially on the graph, as it recursively visits single paths in-depth. Unfortunately, CUDA (even using Dynamic Parallelism) does not support more than 24 in-depth recursion levels, and it is still only suitable to manage small graphs. For this reason, the first step necessary to adapt the algorithm to CUDA, is to modify its execution structure in order to formally remove recursion and to increase parallelism. As explicitly substituting recursion adopting a “user” stack would not satisfy our requirements in terms of efficiency and memory usage, we resort to Naumov et al. (Naumov et al., 2017) in order to exploit specific properties of Direct Acyclic Graphs (DAGs). In this way, we replace one single DFS run with three BFS executions able to partially label all graph vertices as desired. As BFS is by definition not recursive, and it iteratively expands set of states (the frontier set), it enables a much higher degree of data parallelism. Partial labels will then be completed into label pairs (suited to perform interval inclusion checks) by using one more BFS visit. As a consequence, as the final algorithm will perform four BFS traversals instead of one DFS of its CPU-based counterpart, it will be fundamental to rely on a very work-efficient BFS on CUDA. Thus, we will devote a considerable effort on adapting state-of-the-art BFS algorithms to suit our needs, following other works in the area, such as (Luo et al., 2010; Liu and Howie Huang, 2015; Shi et al., 2018). Our experimental results will prove that the CUDA-based GPU implementation is faster, or at least competitive, with the original CPU one. This result also open new fields of research, where heterogeneous computational units may work together to solve complex tasks.

The paper is organized as follow. Section 2 introduces the related works and the required background. Section 3 describes our methodology while Section 4 reports our experimental results. Finally, Section 5 draws some conclusions and reports some hints on future works.

2 BACKGROUND

2.1 Related Works

The majority of the existing reachability computation approaches belong to three main categories.

The first category (Su et al., 2017) includes online searches. Instead of materializing the transitive closure, these methods use auxiliary labeling information for each vertex. This information is precomputed and used for pruning the search space. These approaches can usually be applicable to very large graphs but their query performance is not always appealing as they can be one or two orders of magnitude slower than the ones belonging to the other two categories.

The second category (Ruoming and Guan, 2013) includes reachability oracles, more commonly known as hop labeling. Each vertex $v$ is labeled with two sets: $L_{\text{out}}(v)$, which contains hops (vertices) $v$ can reach, and $L_{\text{in}}(v)$, which contains hops that can reach $v$. Given those two sets for each vertex $v$, it is possible to compute whether $u$ reaches $v$ by determining whether there is at least a common hop, $L_{\text{out}}(u) \cap L_{\text{in}}(v) \neq \emptyset$. These methods lie in between the first and the third category, thus, they should be able to deliver more compact indices and also offer fast query performance.

The third category (Jin et al., 2008; Chen and Chen, 2011) includes transitive closure compression approaches. These methods compress the transitive closure, i.e., they store for each vertex $v$ a compact representation of all vertices reachable from $v$, i.e., $TC(v)$. The reachability from vertex $v$ to $u$ is then verified by checking vertex $u$ against $TC(v)$. Existing studies show how these approaches are the fastest in terms of query answering even if representing the transitive closure, despite compression, is still expensive. For that reason, these approaches do not scale well enough on large graphs.
To sum up, after more than two decades since first proposals and a long list of worthy attempts, many adopted techniques fail to meet general expectations, are exceedingly complex, or do not scale well enough.

2.2 Notation

Let $G = (V, E)$ be a directed graph with $V$ being the set of vertices and $E$ the set of directed edges. We shall refer to the cardinality of $V$ and $E$, respectively, with $n$ and $m$. Our implementations adopt the Compressed Sparse Row (CSR) representation for a graph, which is able to offer fast row access while avoiding useless overhead for very sparse matrices. CSR is particularly well suited to represent very large graphs since it is basically a matrix-based representation that stores only non-zero elements of every row and, as such, is able to offer fast row access while avoiding useless overhead for very sparse matrices.

We use the notation $u \rightarrow v$ to indicate the reachability query to check whether there is a path that goes from node $u$ to node $v$. Moreover, we write $u \rightarrow v$ to indicate that such a path exists, and $u \not\rightarrow v$ if it does not exist.

As a last comment, let us remember that reachability on directed graphs can be reduced to reachability on Directed Acyclic Graphs (DAGs), since for every directed graph it is possible to construct a condensation graph finding all strongly connected components of the original graph. Henceforth, it will be assumed that all following graphs are directed and acyclic.

2.3 GPUs and CUDA

Modern GPU processors consist of a SIMT (Single Instruction, Multiple Threads) architecture. SIMT processors may manage thousand of threads, where threads are divided into blocks of threads belonging to different SIMD (Single Instruction, Multiple Data) core processors. Within the same block, synchronization is basically free, but divergent control flow can significantly reduce the efficiency within the block. Memory access patterns can also affect the performance and typically each SIMD processor in a SIMT machine is designed to access data from the same cache.

Nowadays, CUDA and OpenCL are the leading GPU frameworks. CUDA is a proprietary framework created by NVIDIA, whilst OpenCL is open source. Even if OpenCL is supported in more applications than CUDA, the general consensus is that CUDA generates better performance results as NVIDIA provides extremely good integration. For that reason, we will explicitly refer to CUDA in the sequel.

2.4 The GRAIL Approach

Interval labeling consists in assigning to each node a label representing an interval. Intervals are usually generated using either a pre-post or a min-post labeling scheme. GRAIL (Yildirim et al., 2010) uses the min-post labeling, and it assigns to each graph vertex $v$ an interval label $L_v$ such that $L_v = [s_v, e_v]$, where:

- $e_v$ (or outer rank) is defined as the rank of vertex $v$ in a post-order traversal.
- $s_v$ (or inner rank) is equal to $e_{uv}$, if the vertex is a leaf, and it is the minimum $e_v$ among the descendants of $v$ if the vertex is an internal node.

Then, based on the observations that for Direct Trees (DTs) every node has a single parent, GRAIL checks reachability verifying interval containment, i.e., given two nodes $u$ and $v$ and their labels, respectively $L_u$ and $L_v$, $u \rightarrow v \Leftrightarrow L_u \subseteq L_v$.

For example, for the DT of Fig. 1(a) the labeling can be constructed through a simple DFS, with a construction time which is linear in the number of vertices. Then, it can be used to verify that $E \not\rightarrow L$, since $[2, 2] \not\subseteq [5, 5]$, and that $D \rightarrow L$, since $[2, 2] \subseteq [1, 4]$.

Figure 1: A DT (a) and a DAG (b) with a single label pair, and the same DAG (c) with two label pairs.

For DAGs, that are a generalization of DTs, min-post labeling correctly detects all reachable pairs. Unfortunately, is may also falsely detect as reachable pairs that are actually unreachable. This effect can be seen in Fig. 1(b), where as node I has vertices $E$, $G$ and $H$ as parents, its inner rank will propagate to all of them. This entails that two nodes that do not reach each other but have a common descendant, such as $E$ and $F$, could be marked as reachable. In fact, $[1, 5] \subseteq [1, 8]$ and this would result in concluding that $F \rightarrow E$, which is not true.

To avoid exceptions as long as possible, GRAIL’s approach randomizes multiple interval labeling, i.e., instead of using a unique label, it performs many traversals following random orders, creating multiple intervals for every vertex. The result of this pro-
cess is represented in Fig. 1(c) for two label pairs. In this case, we can see that $F \not\rightarrow E$ as $[1, 5] \subseteq [1, 8]$ but $[1, 8] \not\subseteq [1, 3]$.

Usually, a small number of labels is sufficient to drastically reduce the number of exceptions. By adding just one label, one can notice that the number of exceptions in the graph of Fig. 1b decreased from 15 to just 3. All remaining false positives must be dealt with by creating exception lists, which may be expensive, or by resorting to extra DFS queries, that are anyhow much faster than the original DFSs as they use interval comparison to prune the tree at every level. Maintaining $d$ intervals per node implies that the amount of memory to store the index is $O(d \cdot n)$, and the construction algorithm runs in $O(d \cdot (n + m))$, both still linear in the graph size. Since the number of possible labelings is exponential, usual values for $d$ go from 2 to 5, regardless of the graph size.

3 GRAPH EXPLORATION

Despite their high computing throughput, GPUs can be particularly sensitive to several computational issues. In particular, GPUs are poorly suited for graph computation and BFS is representative of a class of algorithms for which it is hard to obtain significantly better performance from parallelization. Memory usage optimization is also non-trivial because memory access patterns are determined by the structure of the input graph. Moreover, parallelization introduces contention, memory and control flow divergence, load imbalance, and under-utilization on multi-threaded architectures.

As reported by Merrill et al. (Merrill et al., 2012), previous works on parallel graph algorithms relied on two key architectural features for performance: The first focuses on hiding memory latency, adopting multi-threading and overlapped computations. The second concentrates on fine-grained synchronization, adopting specific atomic read-write operations. Atomicity is especially useful to coordinate dynamic shared data manipulation and to arbitrate contended status updates.

However, even if modern GPU architectures provide both mechanisms, serialization from atomic synchronization is particularly expensive for GPUs in terms of efficiency and performance. Moreover, mutual exclusion does not scale to thousands of threads.

3.1 The Labeling Strategy in CUDA

Standard DFS-based labeling approaches traverse graphs recursively following a specific vertex order for each node. Moreover, they update global variables (which need to be protected and accessed in mutual exclusion in parallel environments) representing inner and outer ranks during the visit. These characteristics are conspicuous limitations for parallelization. However, while DFS explores single paths in-depth until all vertices have been reached, BFS expands the current set of vertices (i.e., the current frontier) in parallel. In other words, BFS has no restrictions against the number of vertices being processed concurrently, and it allows a higher degree of data parallelism.

The key to substitute DFSs with BFSs for graph labeling is to realize that finding the post-order of a node in a directed tree DT is equivalent to computing an offset based on the number of nodes to the left and below the node itself. Following Naumov et al. (Naumov et al., 2017), we will substitute a single DFS with three BFSs able to compute in parallel the number of nodes that every vertex can reach. This process produces a complete label pair for each node, but this labeling, which uses separate counters for the pre and post-order ranks, is not suited to check for label inclusion. Thus, for each graph vertex $v$, we retain only its outer rank $e_v$ and we adopt an extra breadth-first visit to recompute the inner rank and to build the entire min-post labels $L_v = [e_v, e_v]$ for each vertex. The entire process (including four BFSs) is described by Algorithm 1, and illustrated by the running example of Fig. 2. Pseudo-codes are not reported for the sake of space.

Algorithm 1: GRAIL labels computation through four BFSs.

Fig. 2a shows the initial graph $G$, i.e., a very simple DAG, composed by only 7 nodes for the sake of simplicity.

Fig. 2b shows the DT derived from the graph of Fig. 2a by function DAGtoDT of line 2 of Algorithm 2. Generally speaking, there are many methods to select a parent for each vertex and transform a DAG into a DT. The so-called “path based method” follows an intuitive approach, as it iterates over the graph’s nodes through a top-down BFS and it assigns to each child its parent’s path, unless the children has already been provided with a path. In that case a node-by-node comparison of the two paths takes place, until a decision point is found and solved by selecting the path with the “smaller” node according to the ordering relationship in the graph.
it is necessary to wait until a parent has been visited by all of its children in order to compute the prefix sum, given that the children’s subgraph sizes would not be available otherwise. As a result, the algorithm produces the subgraph size \( \zeta_v \) for every node \( v \), and the prefix sum of the subgraph sizes for every pair \( (v, p) \).

Fig. 2d and 2e show the computation of the post-order times for all nodes, as performed by function \textsc{ComputePostOrder}. The algorithm proceeds in a breadth-first manner, visiting the DT top-down. Let us consider a vertex \( p \) and refer to its children with \( C_p \). Among these children there is an ordering relationship given by the original DFS visit. For each vertex \( v \in C_p \), we define

\[
\zeta_v = \sum_{i \in C_p} \zeta_i
\]

which indicates the number of nodes that can be reached from all the children of the parent \( v \), coming before \( v \) in the ordering relationship given by a DFS. After that, as in a DT there is a unique path that goes from the root \( r \) to a node \( v \), i.e., \( r \rightarrow v \), we define \( \tau_v \) as the sum of all the \( \zeta_i \) along the path, i.e.,

\[
\tau_v = \sum_{u \in \{r \rightarrow v\}} \zeta_u
\]

Given \( \zeta_v \) and \( \tau_v \) (as computed by Equations 1 and 2) for each vertex \( v \), we can compute the post-order time as follows:

\[
\text{post-order}_v = (\zeta_v - 1) + \tau_v
\]

Fig. 2d indicates for each node \( v \) the values of \( \zeta_v \) and \( \tau_v \) as computed by Equations 1 and 2. Fig. 2e reports for all vertex \( v \) the computations represented by Equation 3 to evaluate the final post-order ranking times.

Finally, function \textsc{ComputeMinPostLabeling} computes all node’s actual label pair, i.e., \( L_v = [\zeta_v, \tau_v] \). It essentially proceeds breadth-first on the DT, visiting it bottom-up. Each outer-rank \( e_v \) is increased by 1 to obtain its final value. Each inner rank \( s_v \) is computed in the following way. If the vertex is a leaf, then \( s_v = e_v \). If the vertex is not a leaf, \( s_v \) is equal to the minimum value of the post-order rank \( e_v \) among the descendants of \( v \). The final labels are represented in Fig. 2f.

### 3.2 CUDA Code Optimizations

To properly design the procedure \textsc{computeLabels} on CUDA-based architectures, it is necessary to efficiently implement the required queues and to limit the overhead caused by threads’ divergence.

To represent frontier nodes, usually CPU-based parallel versions rely on a unique queue which is complemented by a synchronization mechanism to realize...
accesses in mutual exclusions. Nonetheless, this approach is of no use for porting BFS on CUDA as a lock and a queue may work fine for threads in the order of tens, but will never guarantee acceptable performances for thousands of threads. As other CUDA-based BFS implementations, we replace our queues with a “frontier”, or “status”, array, i.e., an array with \( n \) elements, one for every vertex \( v \in V \). The value of each element indicates whether \( v \) will be part of the frontier set on the next iteration or not. Henceforth, all our queues are actually implemented through status arrays and several mechanisms built on top. Then, at every iteration one thread will be assigned to each node, and it will process the vertex depending on its value on the status array, finally updating the status array for all of the vertex’s children.

Following previous works (Su et al., 2017), this manipulation strategy implies huge levels of data divergence slowing down the entire process. In fact, even when only few vertices belong to the frontier set, the status array requires a full array scan at every iteration. The different number of children that each node may have, can force threads to behave differently, i.e., to diverge, since some threads will process thousands of children vertices while others none. To reduce divergence by concurrently processing nodes that have similar out-degrees at the same time, we follow Luo et al. and Liu et al. (Luo et al., 2010; Liu and Howie Huang, 2015). Thus, we divide the frontier set into three distinct queues. Nodes are inserted in the small queue if they have less than 32 children, in the large queue if they have more than 256 children, and in the medium queue in all other cases. Subsequently each queue is processed by a number of threads be-fitting the amount of work that has to be performed. Nodes belonging to the small queue will be handled by a single thread, whereas a warp of threads will be assigned to each node in the medium queue, and a block of threads to each vertex of the large one. To implement this strategy, three different kernels will be launched, each optimized to handle its own queue. This approach will result in having approximately the same amount of work for each thread in each kernel, as well as in assigning resources proportionally to each node’s processing requirements.

### 3.3 The Searching Strategy on CUDA

Once labels have been computed, they can be used to verify reachability queries. Following the Enterprise BFS (Liu and Howie Huang, 2015), we try to develop our searching algorithm to maximize the number of queries, i.e., concurrent graph explorations, that can be managed in parallel. Unfortunately, the Enterprise BFS algorithm parallels breadth-first visits belonging to the same traversal. On the contrary, our query search strategy must parallelize in-depth queries belonging to distinct traversal procedures. In general, this implies that a significant number of threads will visit a large number of nodes at the same time. As a consequence, during each algorithmic step, many visited nodes will be logically associated to distinct explorations making hard to keep track of what each thread is doing.

More specifically, when we process a query \( u \rightarrow v \), we start a BFS on the subtree rooted at \( u \), and we use labels to prune the set of nodes that have to be visited in order to discover whether \( v \) is reachable or not. Vertices are visited concurrently for each BFS traversal level. Since we want to proceed in parallel on all the nodes with several visits, we must implement a mechanism to singularly identify the frontier set for each query. To do this, we use a status array of integer values rather than Boolean values, and we rely on bit-wise operators to manipulate single bits of these values. In other words, the set of queries is divided in groups of \( k \) queries, where \( k \) is the highest number of bits that can be efficiently stored (and retrieved) on a single CUDA data-type. Groups are then processed one at a time, and queries within the same group are managed in parallel. Within each group, a query is identified through an index value included between 1 and \( k \) and corresponding to a bit field. Therefore, during the bin generation phase the status array is scanned and a node is inserted into a bin if its value is different than zero. Similarly, during the traversal, the status array’s value are modified through bit-wise atomic operations. We use functions such as the CUDA API \texttt{atomicCOR(address, value)}, which allows us to set the \( i \)-th bit of vertex \( v \) to represent that this vertex has to be explored during the next iteration, and that its exploration is associated with the \( i \)-th search.

Furthermore, given the high number of expected label comparisons, these arrays will be accessed continuously, and it is important to limit the number of global accesses related to these requests. Thus, at the beginning of each kernel execution all threads cooperatively load the labels of the searched nodes from the global memory array into a shared memory cache.

### 4 EXPERIMENTAL RESULTS

Tests have been performed on a machine initially configured for gaming purposes and equipped with a CPU Intel Core i7 7770HQ (with a quad-core processor running at 2.8 GHz, and 16 GB of RAM), and a
GPU NVIDIA GTX 980 over-clocked to 1,300 MHz (with 4 GB of dedicated fast memory, and 2,048 CUDA cores belonging to Compute Level 5.2). All software runs under Ubuntu 18.04.

We conducted our experiments on three different data sets, varying in size and edge density, generated from real applications, and used to verify the original GRAIL algorithm (Yildirim et al., 2010). Given the different architectures of our machine compared to the one of Yildirim et al. (Yildirim et al., 2010), our tests produced index construction times and reachability query times from one to two orders of magnitude smaller than those of the original paper. For that reason, we avoid considering small and medium size graphs, and we only concentrate on the large set. Table 1 reports its characteristics. The set includes graphs up to 25 M vertices and 46 M edges, and many older algorithms are unable to run on some of them. Among the graphs, Citeseer is significantly smaller, the Uniprot family ranges from relatively large to huge graphs, and the Cit-Patents is a large dense graph. The Uniprot subset has a distinct topology, as these DAGs have a very large set of roots that are all connected to a single sink through very short paths, which will have significant implications for reachability testing.

Table 1: The large data set.

<table>
<thead>
<tr>
<th>Benchmark</th>
<th># Vertices (m)</th>
<th># Edges (m)</th>
<th>Avg. Degree</th>
</tr>
</thead>
<tbody>
<tr>
<td>Citeseer</td>
<td>693048</td>
<td>925779</td>
<td>1.33</td>
</tr>
<tr>
<td>Cit-Patents</td>
<td>3774769</td>
<td>17034732</td>
<td>4.5</td>
</tr>
<tr>
<td>Uniprot2</td>
<td>1595445</td>
<td>3151608</td>
<td>1.97</td>
</tr>
<tr>
<td>Uniprot50</td>
<td>16087296</td>
<td>30666253</td>
<td>1.91</td>
</tr>
<tr>
<td>Uniprot100</td>
<td>25037601</td>
<td>46687655</td>
<td>1.86</td>
</tr>
</tbody>
</table>

4.1 GPU Labeling

Our GPU algorithm was carefully designed to avoid constant calls to memory allocation and data transfer functions in order to maximize continuous GPU execution time. We exploited the fact that the input of each breadth-first visit is the output of the preceding one to pre-allocate and keep most of the data structures in the GPU’s global memory until no further use is required. However, given the limited size of the GPU’s global memory (i.e., 4 GB), and the size of the larger graphs that we analyzed, it was not possible to pre-allocate all data structures beforehand and some of them were necessarily freed, reallocated, and re-initialized when needed. This factor, along with the time required to transfer the data structures between the CPU and the GPU, added a significant overhead to the total GPU times.

Results, to create a single label pair, are reported in Table 2. The columns indicate the total time demanded by the CPU to build the labeling (column CPU Time), the times required by all main phases of the GPU (the ones reported in Algorithm 1, namely DAGtoDT, COMPUTESUBGRAPHSIZE, COMPUTEPHASEORDER, and COMPUTEMINPOSTLABELING), and the total time needed by the GPU (column GPU Time, which is the sum of the previous partial times).

Table 2: Labeling times for one label and large-real graphs. All times are in milliseconds.

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>CPU Time</th>
<th>DAGtoDT</th>
<th>Subgraph Size</th>
<th>PHASE ORDER</th>
<th>Min-Post Labeling</th>
<th>GPU Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>Citeseer</td>
<td>34</td>
<td>35</td>
<td>20</td>
<td>10</td>
<td>8</td>
<td>1.92</td>
</tr>
<tr>
<td>Cit-Patents</td>
<td>1048</td>
<td>189</td>
<td>210</td>
<td>28</td>
<td>57</td>
<td>479</td>
</tr>
<tr>
<td>Uniprot2</td>
<td>772</td>
<td>30</td>
<td>24</td>
<td>11</td>
<td>7</td>
<td>78</td>
</tr>
<tr>
<td>Uniprot50</td>
<td>1270</td>
<td>293</td>
<td>228</td>
<td>70</td>
<td>68</td>
<td>667</td>
</tr>
<tr>
<td>Uniprot100</td>
<td>67</td>
<td>470</td>
<td>344</td>
<td>108</td>
<td>196</td>
<td>1028</td>
</tr>
</tbody>
</table>

Generally speaking, the indexing times range from 100 milliseconds for the smaller graphs in the data set, to 1000 milliseconds for the larger. The algorithm spends considerable time on the first two phases of the algorithm (i.e., DAGtoDT and COMPUTESUBGRAPHSIZE), especially on the larger instances of the data set. This can be explained by considering the large amount of edges that are discarded by the first procedure. Notice again, that all times refer to create a single label pair, i.e., \( L_v = [s_v, e_v] \) for each graph vertex \( v \). This is somehow a disadvantages for the GPU. In fact, CPU times increase linearly to build more labels, whereas for the GPU functions DAGtoDT and COMPUTESUBGRAPHSIZE can be called only once when computing multi-dimensional labels (as represented in Fig. 1(c)), thus the GPU times grow less than linearly. It is worth noticing that our results share many similarities with those presented in the original GRAIL paper (Yildirim et al., 2010) (even if, as previously stated, we are from one to two orders of magnitude faster). GPU and CPU present contrasting results, where the winner strongly depends on the topology of the graph. It is finally useful to note that one of the major limits of the GPU approach is its inherently sequential nature. In fact, each one of the four algorithmic phases (i.e., each BFS) produces the data structures required by the following phase. This inevitably prevents the GPU from concurrently running different parts of the algorithm at the same time, or from sharing tasks between the CPU and the GPU adopting a cooperative approach.

4.2 GPU Search

Given the labeling computed in the previous section, we now present our data on reachability queries, com-
paring again our GPU results with the standard CPU ones. Each run consists in testing reachability for 100,000 randomly generated query pairs. All reported results are averages over twenty runs. As described in Section 3.3, we divide our queries in groups of $k$ queries, managed in parallel. Unfortunately, our architecture limited the parallelism to $k = 64$.

During the testing phase of the CPU-based algorithms, we noticed that the GRAIL algorithm solves from 75% to 90% of all the queries (depending on the graph’s density) with the first label comparison. As a consequence, the search algorithm was modified in order to avoid assigning GPU resources to those queries for which an answer can be provided with a single label comparison. Thus, the search procedure performs a preliminary CPU filtering of all queries, which consists in a single label comparison. If this comparison is inconclusive, we transfer the problem on the GPU. Considering this initial CPU side screening, the metrics for measuring the search algorithm’s performances are reported in Table 3. They include the time spent to perform the first label comparison of every query on CPU (CPU Filter), and the time spent analyzing queries on the GPU (GPU Search). Column GPU Queries indicates the number of queries assigned to the GPU for testing reachability. Additionally, we also report the original search times using only the CPU (CPU Time).

Table 3: Search times for one label and large-real graphs. All times are in milliseconds.

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>CPU Time</th>
<th>CPU Filter</th>
<th>GPU Search</th>
<th>GPU Queries</th>
</tr>
</thead>
<tbody>
<tr>
<td>Citeseer</td>
<td>20</td>
<td>6</td>
<td>26</td>
<td>7324</td>
</tr>
<tr>
<td>Cit-Patents</td>
<td>2747</td>
<td>8</td>
<td>530</td>
<td>19112</td>
</tr>
<tr>
<td>Uniprot52</td>
<td>37</td>
<td>10</td>
<td>710</td>
<td>26551</td>
</tr>
<tr>
<td>Uniprot80</td>
<td>38</td>
<td>11</td>
<td>1045</td>
<td>25030</td>
</tr>
<tr>
<td>Uniprot150</td>
<td>31</td>
<td>9</td>
<td>156</td>
<td>48582</td>
</tr>
</tbody>
</table>

Compared with the results presented by Yıldırım et al. (Yıldırım et al., 2010), the amount of queries that resulted in a positive answer (positive queries) were practically identical, and the graph instances that required larger processing times, both for querying and indexing, are the same in most cases. The only significant difference between the two studies regarded the times of the unguided DFS search compare to the label-guided DFS search for testing reachability. In particular, in the original work the unguided DFS provided similar results to the guided DFS, whereas in our framework unguided DFS is consistently slower than guided DFS. Moreover, our unguided DFS performed relatively better on the small sparse data set than on the most critical instances.

Interestingly, both experimental investigations confirmed that the topography of the standard graph set is so peculiar to be meaningless in many cases, as a significant amount of queries is directly explored by the CPU, and it needs no further investigation. For example, for Uniprot50 only 50% of the queries are analyzed by the GPU, and in average very few of them contain reachable pairs. As a consequence, the original CPU-based DFS exploration is extremely efficient, and it is really hard to beat. This is again due to the particular topography of the considered graphs, which are quite shallow. Moreover (see the Uniprot family), these graphs are often characterized by short paths that connect many roots to a single sink. As a consequence, we need some extra analysis to investigate results on more critical, e.g., deeper, instances. Another implicit problem of our GPU approach is the low level of parallelism due to the adopted hardware configuration, with data types limited to 64 bits. Anyhow, this last limitation may be easily overcome by using GPU architectures allowing efficient manipulation of longer data types.

5 CONCLUSIONS

In this work we design a data-parallel version of the graph labeling approach named GRAIL, and we implement it on a GPU CUDA-based architecture. Experimental results, for both the labeling and the search procedure, show that our implementation presents results in the same order of magnitude of the CPU-based version although it must deal with the intrinsic complexity of avoiding recursion, transforming DFS into several BFSs, and transferring data between computational units. In general, the CPU implementations may be preferred when working on small graphs, while the GPU implementations become attractive on larger graphs or cooperative approaches. In these cases, the main limitation lies in the amount of memory available, which in turn may become a major issue.

Future works will include experimenting on more heterogeneous and circuit-oriented graph sets. Regarding the labeling algorithm, it should be possible to explore some alternative to obtain higher degree of concurrency among the subsequent algorithmic phases, eventually adopting CPU-GPU cooperative approaches. Concerning the searching approach, future work should concentrate on hardware architectures or methodologies to increase the amount of parallel queries answered at each run.
ACKNOWLEDGMENTS

The author wish to thank Antonio Caiazza for implementing the first version of the tool and performing the initial experimental evaluation.

REFERENCES


