Framework of Software Design Patterns for Energy-Aware Embedded Systems

Marco Schaarschmidt\textsuperscript{1,}\textsuperscript{a}, Michael Uelschen\textsuperscript{1,}\textsuperscript{b}, Elke Pulvermüller\textsuperscript{2} and Clemens Westerkamp\textsuperscript{1}

\textsuperscript{1}Faculty of Engineering and Computer Science, University of Applied Sciences Osnabrück, Germany
\textsuperscript{2}Software Engineering Research Group, University of Osnabrück, Germany

Keywords: Embedded Software Engineering, Embedded Systems, Software Design Pattern, Energy Efficiency, Power Consumption, Internet of Things.

Abstract: With the increasing size and complexity of embedded systems, the impact of software on energy consumption is becoming more important. Previous research focused mainly on energy optimization at the hardware level. However, little research has been carried out regarding energy optimization at the software design level. This paper focuses on the software design level and addresses the gap between software and hardware design for embedded systems. This is achieved by proposing a framework for software design patterns, which takes aspects of power consumption and time behavior of the hardware level into account. We evaluate the expressiveness of the framework by applying it to well-known and novel design patterns. Furthermore, we introduce a dimensionless numerical efficiency factor to make possible energy savings quantifiable.

1 INTRODUCTION

Due to advances in high-performance hardware and new fields of applications, such as Internet of Things (IoT) and Industrial Internet of Things (IIoT), the importance of embedded systems is increasing. An embedded system consists of a combination of hardware and software components that interact with the surrounding environment to achieve a specific task. Requirements such as the access to energy resources, power consumption and real-time behavior are becoming more important. At the same time, the complexity of tasks accomplished by embedded systems is constantly increasing, which results in a more powerful and complex software. The program control flow and algorithms as well as the used hardware components have a direct influence on the energy efficiency of the system as one of the most critical Non-Functional Requirements (NFR). For a battery-operated system, the energy consumption is a challenging problem and often the bottleneck of a system (Banerjee et al., 2016). Developing energy-efficient software encompasses many parts of software development. This includes not only the optimized use of programming languages and object-oriented programming (e.g. inheritance, polymorphism) but also the interaction between software modules and hardware components (e.g. processor, sensors). Significant energy savings can be achieved during the software design and architecture phase (Tan et al., 2003). The authors also mentioned that it is easier and less expensive to optimize the software design of an embedded system in early stages rather than trying to optimize the final application. In the context of software development, software patterns are solutions for recurring problems and can be used to overcome the complexity of applications. However, to the best of our knowledge, there is only limited work towards design patterns, which directly describe the effect on power consumption of a system. To address the gap between the definition of software design patterns and Energy-Aware hardware designs, the following contributions are presented in this paper:

\begin{itemize}
  \item With respect to energy efficiency as a NFR, we are addressing the gap between software and hard-
\end{itemize}
Framework of Software Design Patterns for Energy-Aware Embedded Systems

Design patterns are a popular technique to document proven best practices for recurring problems. The work of (Gamma et al., 1994) (also known as Gang of Four (GoF)) has become a widely accepted guidance and includes common best practices for object-oriented software development. The authors describe pattern solutions for different types of problems including structural and behavioral problems. Furthermore, the proposed representation includes fields addressing the context, structure and implementation. The main drawback in common representation e.g. (Douglass, 2011) is the lack of fields for NFRs, such as energy efficiency or time behavior. (Armoush, 2010) extended those representations to consider the NFRs in the pattern description. Their approach focuses strongly on aspects of safety-critical applications. Even if both hardware and software have to fulfill NFRs, design patterns are strictly divided into software- and hardware-based patterns. In case of energy efficiency, such a separation cannot be sustained due to the close relationship between software and hardware on this NFR. While this paper focuses on Energy-Aware design patterns, other NFRs, like the timing behavior of energy-efficient applications, have also been studied (Iyenghar and Pulvermueller, 2018).

Several authors consider the challenge of analyzing and improving energy efficiency in the process of software development and for design patterns. In (Litke et al., 2007) the authors explore the power consumption and performance before and after design patterns, such as Factory Method, Observer or Adapter, are applied to an embedded system. Other studies investigate the impact of design patterns and object-oriented programming on energy consumption. (Maleki et al., 2017) compare the impact on power consumption for GoF design patterns. (Feitoza et al., 2017) propose alternative pattern solutions for GoF design patterns with a lower energy consumption. (Noureddine and Rajan, 2015) improve energy efficiency by optimizing design patterns automatically at compile time. The described approaches perform optimizations at the source code level and on specific aspects of programming languages (e.g. memory management, compiler optimization).

As shown in (Abdulsalam et al., 2014), changing the programming languages and compiler settings can heavily influence the performance as well as the energy efficiency of the software. Furthermore, (Bunse and Höpfner, 2008) mentioned, that an optimization during compile time is often inefficient because an optimal use of existing resources cannot really be predicted. This is especially the case for embedded systems in the IoT domain since the software is often event-based and the behavior of the system depends strongly on the environment in which the system is employed. Additionally, all the optimizations regarding programming languages and compilers are targeting the efficiency of the used processor. Since the processor of an IoT device is not the main energy consumer (Urad and Vučinić, 2017), a more general approach is required. In (Reinfurt et al., 2017a; Reinfurt et al., 2017b), a pattern framework as well as different patterns for IoT devices on a more abstract level were proposed. By postulating patterns which address energy supply and energy harvesting approaches, the authors took conditions of the environment and energy efficiency into account. The work is aimed at complete IoT ecosystems (e.g. server systems and infrastructure) and only slightly addresses the behavior of individual IoT nodes. However, to the best of our knowledge, there is no approach that takes the close connection between the software and hardware layer for the definition of software design patterns into account.
3 POWER CONSUMPTION

This chapter contains a definition of energy consumption and power models for embedded systems. It also describes the influence of an application on the power consumption $P$. Energy efficiency analysis and esp. power consumption optimizations are challenging tasks. (Patterson and Hennessy, 2014) define a so-called Power Wall for processors describing the correlation between clock rate and the consumed power. Until the year 2004, both power consumption and clock rate of devices have increased significantly and stagnated since. A practical power limit was reached making a further reduction of power loss nearly impossible. The development of multi-core processors was the next logical step. Consequently, the software design became more dynamic and flexible, but also more complex and more difficult to optimize. Furthermore, energy efficiency cannot be analyzed in isolation, because of its impact on other requirements of the system. Modern embedded systems tend to have a high complexity along with an increasing number of different components like sensors and radio modules. The total power consumption $E_{tot}$ of a system for a given interval $[0,T]$ is defined as:

$$E_{tot} = \int_{0}^{T} P(t) \, dt$$

(1)

To consider all components of a system, $E_{tot}$ in eq. 1 may be divided into two categories. One category encompasses complex components of a system, while the other category encompasses simple components of a system.

$$E_{tot} = \int_{0}^{T} \left( \sum_{i=1}^{n} P_{dyn}^i(t) + P_{stat}^i(t) + \sum_{j=1}^{m} V^j(t) \cdot I^j(t) \right) \, dt$$

(2)

The first part of eq. 2 defines the power consumption for complex and clock-driven components with a dynamic part $P_{dyn}$ and a static part $P_{stat}$. The second part of eq. 2 addresses simple components which are only manageable over the voltage $V$ and electric current $I$. The number of complex components is defined by $n$ and the number of simple components by $m$ respectively. From a system point of view, a component can be either defined as a part of the System-on-a-Chip (SoC) (e.g. analog-to-digital converter) or an integrated part of the system (e.g. sensor, radio module). In both cases, the application can be primarily responsible for changes in the energy profile of the system and perform differently depending on the combination of system components. Energy models for complex and simple components are explained in the following. Components (e.g. voltage regulators), which are not directly affected by the application, are not part of this paper.

3.1 Complex Components

The power $P$ for complex components can be divided in a static part $P_{stat}$ and dynamic part $P_{dyn}$. $P_{stat}$ is typically described as the leakage current of transistors (Kim et al., 2003). Since this is a typical behavior of hardware components, from an application perspective, this can only be addressed by turning off function blocks of the component itself (known as Power Gating). $P_{dyn}$ can be expressed as (Patterson and Hennessy, 2014):

$$P_{dyn} = nCV^2f$$

(3)

where $n$ represents the number of transistors of a given component, $C$ the capacitance of a single transistor, $V$ the supply voltage for the component and $f$ is the operating frequency. This energy model can be used for processors or complex sensors with their own CMOS logic. From an application perspective, $P_{dyn}$ may be influenced by several parameters, which is further explained in section 3.3.

3.2 Simple Components

The energy model for simple components used in eq. 2 can be defined as:

$$E = \int_{0}^{T} V(t) \cdot I(t) \, dt$$

(4)

The time $t$, current $I$ and voltage $V$ as the main parts of eq. 4 can be affected by the design of an application and the algorithms running on an embedded device. This model is used for simple components which are not based on CMOS technology and are not using clock generators. Examples are simple sensors (e.g. photoresistor, temperature sensor) or infrared and light diodes. From the application’s perspective, the active time can be reduced by completing operations as efficiently and as fast as possible. The current $I$ can be reduced theoretically but may not always be manageable by the application in practice. Furthermore, it is possible to optimize the program control flow, so that peripheral components are used less frequently or switched off after being accessed.

3.3 Software Addressable Factors

This chapter addresses the gap between the hardware and software design level, by including power con-
sumption and timing behavior aspects of the hardware layer in the description of Energy-Aware software design patterns. Eq. (2) describes the behavior on a physical, hardware-related level, which causes power consumption. The application can influence the parameters presented below and therefore actively reduce the consumption of a hardware system.

i) **Time** ($t_i$): Reduce the total time a system is running by minimizing the workload, e.g., by using effective algorithms or optimizing the control flow. For some of those methods, hardware support is needed (e.g. operation modes of the processor, especially sleep modes).

ii) **Capacity** ($n \cdot C$): Enable and disable components and functional units when they are not actively used. A policy for disabling and enabling components may either be statically implemented before compilation or dynamically influenced during runtime. This parameter also affects the static power $P_{\text{stat}}$ from eq. (2).

iii) **Voltage** ($V$): Increasing or decreasing the power of the system or single components. This usually requires support from the underlying hardware. Another possibility is to turn off the power from separated parts of the system. Depending on the hardware layer, software developers do not always have any control over those features (Oshana and Kraeling, 2013).

iv) **Frequency** ($f$): Changing the operation frequency of components (e.g. processor, sensors). This also requires support from the hardware layer.

Well-known techniques like Dynamic Voltage Scaling (DVS) (Lim et al., 2007), Dynamic Frequency Scaling (DFS) (Pering et al., 1998) or Dynamic Voltage Frequency Scaling (DVFS) control voltage $V$ and frequency $f$ to reduce consumption without turning off the component. Such techniques are not or only partially supported by typical low-costs and low-end processors, like the ARM Cortex M family, which are often used in battery-powered IoT devices. Such hardware-based techniques cannot or only partially be accessed from an application context. Even when patterns can address energy-related problems by managing hardware accesses or using monitoring strategies, they may cause additional overhead, e.g. power consumption or execution time. This overhead also increases the overall power consumption of the system and therefore there exists a trade-off between the energy savings provided by the pattern and the energy overhead of using the pattern. A detailed description of the impact on energy consumption for each template is part of the notation proposed in section 4.

## 4 NOTATION FRAMEWORK

This section describes our approach to create a framework for a consistent documentation of software design patterns with an impact on energy efficiency.

<table>
<thead>
<tr>
<th>Energy-Aware Software Design Pattern Framework</th>
</tr>
</thead>
<tbody>
<tr>
<td>General Information</td>
</tr>
<tr>
<td>Pattern Name</td>
</tr>
<tr>
<td>Other Names</td>
</tr>
<tr>
<td>Strategy</td>
</tr>
<tr>
<td>Related Pattern</td>
</tr>
<tr>
<td>Known Uses</td>
</tr>
</tbody>
</table>

Figure 1: Energy-Aware Design Pattern Framework.

The overall structure of this framework is shown in figure 1. This approach is derived from the basic concept described in (Armoush, 2010) and enhanced by taking energy efficiency into account. Both solutions consider the Execution Time as another closely related NFR which also includes the impact on real-time requirements. The template in figure 1 is divided into three main parts: General Information, Description and Impact on Non-Functional Requirements.

### 4.1 General Information

This part of the framework describes all meta information, including the following elements:

- **Pattern Name**: A unique and meaningful name that identifies the pattern.
- **Other Names**: If exists, other well-known names of the pattern or names of similar patterns realizing the basic concept.
- **Strategy**: Each pattern can address at least one of the four main factors Time, Capacity, Voltage and Frequency, proposed in the previous section 3.3.
- **Related Patterns**: If available, names of other patterns, which are related to this pattern.
- **Known Uses**: A description of known uses including other domains (e.g. electrical engineering) and existing products using the concept of this pattern successfully.

### 4.2 Description

This section of a template contains the definition as well as information of the basic pattern idea. The presented structure is based on the GoF pattern description (Gamma et al., 1994) and contains the following elements:
5 PATTERN CATALOG

In this section, we demonstrate our approach on four selected Energy-Aware design patterns. Section 5.1–5.3 describe well-known design patterns, while section 5.4 presents a novel design pattern. Each description includes a power-timing diagram showing the behavior of the pattern related to the power consumption, computation power and execution time. Based on this diagram, the patterns are evaluated with the proposed efficiency factor $\eta_P$.

5.1 Pattern: Energy-Aware Sampling

In this section, the Energy-Aware Sampling (EAS) pattern is described.

5.1.1 General Information

Other Names: Adaptive Sampling (Shu et al., 2017).

Strategy: This pattern influences the time an embedded system (e.g., processor and sensor) is operating in an active state. By lowering the sampling rate, the component (e.g., sensor) can be set inactive for longer periods and the processor can go into a (deep) sleep mode. Increasing the sampling rate increases the power consumption of the component due to a longer active period. Depending on the strategy, a processor can be in a low power or active state during sampling of the component.

Related Pattern: Cost-Aware Sampling, where the sampling rate is adapted according to energy consumption, memory size and communication bandwidth. Quality of Service Based Sampling where the performance of the transmission network affects the sampling rate. (Mi´skowicz, 2016)

Known Uses: In (Shu et al., 2017), a dynamically adapting sampling frequency is used to save 30.66% of the system’s battery energy during a three months monitoring period.

5.1.2 Description

Abstract: According to (Tobola et al., 2015), the sample rate of a system has a large impact on the power consumption of the system. As the main problem, this pattern addresses the acquisition of sensor data in an Energy-Aware way by using a sampling rate, which fits the relevant frequencies to extract all the necessary information. Following the Nyquist-Shannon sampling theorem (Landau, 1967), the signal can be reconstructed perfectly, if the...
maximum frequency $f_{\text{max}}$ is known and the sampling rate results in $f_{\text{sample}} > 2 \cdot f_{\text{max}}$. This represents the lowest limit for the reduction of the sampling rate.

**Context:** Use EAS in situations where signal properties are known (e.g., maximum frequencies) and algorithms can handle varying sample rates.

**Preconditions:** This pattern is highly suitable for periodic systems (e.g., constant sampling rates) without interrupts. At least one component, typically a sensor with capabilities to adjust the sampling rate, is required. In addition, when using this pattern, the characteristics of the signal must be well known.

**Problem:** How can a system optimize the overall energy consumption by adopting the sample rate of single components (e.g., sensors) individually?

**Realization:** The pattern interferes only slightly with the existing application and can be implemented rapidly. The first step is to change the period duration for the sensor reading. In the case of a static adjustment, this ideally takes place when the program is executed the first time. If the sampling interval is supposed to vary during run-time, further software components may need to be adapted.

### 5.1.3 Impact on Non-Functional Requirements

Figure 2 shows the power-related behavior of the processor for the basic definition of EAS without considering peripheral devices and sensors.

![Figure 2: EAS Power Characteristics](image)

**Energy Consumption:** In the upper part of figure 2, the power consumption for the sleep mode is defined as $P_0$ and for the normal mode as $P_1$. In the lower part, $CP_1$ represents the computing power during normal mode. The power (duty) cycle for such applications is defined as:

$$D = \frac{c}{T} \quad c = t_3 - t_1 \quad T = t_3 - t_0 \quad (5)$$

with $c$ as the duration when the processor/system is in normal mode and $T$ as the overall period. Applying this pattern, a new period $T' > T$ is defined and leads to a new relaxed power cycle $D'$, which is defined as:

$$D' = \frac{c}{T'} \quad T' = t_4 - t_0 \quad (6)$$

$$\Delta P_{10} = P_1 - P_0 \quad (7)$$

The energy balance $EB_P$ can be calculated using the eq. (6)–(7):

$$EB_P = E_{\text{normal}} - E_{\text{relaxed}}$$

$$= (D \cdot \Delta P_{10}) - (D' \cdot \Delta P_{10})$$

$$= \Delta P_{10} (D - D') \quad (8)$$

There is a linear relationship between relaxing the duty cycle and energy savings. Additional effort (power and computing power) is not required which leads to an efficiency factor $\eta = 1$. When taking other devices into account, eq. (8) needs to be extended, which is beyond the scope of this paper.

**Execution Time/Latency:** Reducing the duty cycle has a positive effect on the execution time of the software application. Furthermore, periodic latencies, e.g., waiting for measured values of a sensor, can be reduced this way.

**Consequences:** By applying this pattern the number of total data points and possibly the accuracy of the sampled signal decreases due to the reduced sampling rate.

### 5.2 Pattern: Race-To-Sleep

In this section, the Race-To-Sleep pattern is described.

#### 5.2.1 General Information

**Other Names:** Race-To-Idle, Race-To-Halt, Race-To-Zero, Race-To-Black.

**Strategy:** This pattern influences the timing behavior (cf. section 3.3) of a system. It uses the highest possible operating frequency to compute the workload by the application as fast as possible. After the associated task is finished, the processor switches to a low-power state to save energy. If a multi-core environment is available, the application can be split and executed on different processor cores, which also
addresses the timing behavior of an application.

**Related Pattern:** The concept of this pattern can be extended for multi-core platforms. An application can (partially) benefit from parallel processing, which can reduce the execution time significantly and the system is able to enter a low-power state earlier (Rossi et al., 2017).

**Known Uses:** Mentioned as Race-To-Idle, this pattern is used for speed scaling in (Albers and Antoniadis, 2014). A multi-core scenario is described in (Rossi et al., 2017).

### 5.2.2 Description

**Abstract:** This pattern has a significant influence on the behavior of the software by addressing the dynamic part $P_{dyn}$ and the static part $P_{stat}$ as described in eq 2. To achieve energy efficiency, the highest possible operating frequency of a core can be used and additionally the application can be split and executed on different processor cores. The implementation type varies with processor characteristics and the application structure. Computing-intensive applications can profit especially from this pattern.

**Context:** Use the Race-To-Sleep pattern in situations where applications are computationally intensive or consist of computational intensive parts.

**Preconditions:** The processor must be able to change the frequency during runtime. If a multi-core system for parallel processing is used, software developers must ensure, that the software can be parallelized and does not induct bottlenecks due to serialization.

**Problem:** How can an application be computed as fast as possible while also maximizing the time a system operates in a low-power mode?

**Realization:** Based on the features and capabilities of the processor, this pattern can be applied by adjusting the frequency and by splitting the workload to different cores. Frequency alteration has to be supported by the underlying operating system. Otherwise, this functionality has to be implemented by using software libraries (drivers and middleware) and advanced algorithms to predict the need for a higher frequency. This can be achieved by measuring the current workload or using provided performance counters of the processor. For a dual-core processor, the concept of splitting the workload is illustrated in figure 3. A fork-join approach can be used to split the workload and speed-up the computation.

The workload is divided and processed on different cores starting at time $t_0$. After the last core has finished the workload at time $t_1$, the results are merged in a join process. The increase in computation power results from additional processor cores.

### 5.2.3 Impact on Non-Functional Requirements

The impact on NFRs described in this section is exemplarily explained for a parallel computation using a dual-core processor, as shown in figure 4.

**Energy Consumption:** The upper part of figure 4 shows the temporal behavior of the pattern where $P$ represents the power consumption with $P_0$, $P_1$, $P_2$ for consumptions at sleep, normal and race mode. For a dual-core processor, the normal mode is defined as the mode where only one processor core is active while in race mode both cores are used. When a single-core processor is considered, the race mode is equivalent to an increased frequency of the processor. $CP$ describes the computing power with $CP_1$ as the computing power for the normal mode and $CP_2$ for the race mode. The timestamps $t_0$, $t_1$, $t_2$ indicate the start and end point of race mode while $t_3$ indicates the beginning of sleep mode. Applying this design pattern, the application enters race mode at $t_0$. The computing power is increased and as a consequence also the power consumption. During this mode, the application finishes it’s computation and switches to the sleep mode at $t_1$. To describe this behavior, the following declarations and assumptions are required:
\[ \Delta P_{10} = P_1 - P_0 \quad \Delta P_{21} = P_2 - P_1 \quad (9) \]
\[ \Delta t_{10} = t_1 - t_0 \quad \Delta t_{21} = t_2 - t_1 \quad (10) \]
\[ E_{\text{save}} = \Delta P_{10} \cdot \Delta t_{21} \quad E_{\text{add}} = \Delta P_{21} \cdot \Delta t_{10} \quad (11) \]
\[ \Delta P_{21} < \Delta P_{10} \quad \Delta t_{10} \geq \Delta t_{21} \quad (12) \]
\[ \Delta P_{21} / \Delta P_{10} = q_p < 1 \quad \Delta t_{10} / \Delta t_{21} = q_t \geq 1 \quad (13) \]

\( q_p \) is defined as the quotient between the power consumption of the race and normal mode and \( q_t \) as the quotient between the duration of the race and normal mode. The energy balance \( EB_p \) can be calculated using eq. (9–12) with:

\[ EB_p = E_{\text{save}} - E_{\text{add}} = \Delta P_{10} \cdot \Delta t_{21} - \Delta P_{21} \cdot \Delta t_{10} \quad (14) \]

\( EB_p \) is positive if the energy savings are larger than the additional energy, which is required to finish the computing earlier. We define \( \eta_p = (1 - q_p q_t) \). Considering the MPC8641 multi-core system (Svennebring et al., 2009), the additional energy consumption is 30% higher compared to the MPC8641 running as single-core, so that \( q_p = 0.3 \). When choosing \( q_t = 1.2 \), we get \( \eta_p = 0.74 \).

**Execution Time/Latency:** Since this pattern ensures faster processing of the application, it has a positive influence on the execution time. The execution and end time of the application can vary and are difficult to predict, as the pattern dynamically changes the computing power during run-time.

**Consequences:** Because some peripherals (e.g., timers) depend on the clock rate of the SoC, it must be ensured, that they are synchronized with the new clock-rate and, for example, that intervals are redefined if the adjustment of the frequency is achieved without the support of the operating system. Furthermore, to lower the execution time, an application also has to be designed in such a way, that ideally no blocking accesses and waiting periods are used. If an application blocks the process (e.g., waiting for results) or cannot be parallelized, the effect of this pattern is reduced.

### 5.3 Pattern: Mirroring

In this section, the Mirroring pattern is described.

#### 5.3.1 General Information

**Other Names:**

**Strategy:** This pattern influences the timing behavior of the application (cf. section 3.3), by modifying how long certain parts of the processor stay in specific operation modes.

**Related Pattern:** -

**Known Uses:** ARM uses a technology called big.LITTLE for their heterogeneous multi-processor architectures to assign threads either to a high-power or energy efficiency core, depending on the expected computational intensity (Yu et al., 2013). This architecture may consist of an ARM Cortex A53 and Cortex A57 (dual quad-core).

#### 5.3.2 Description

**Abstract:** The Mirroring pattern migrates tasks between processor cores with different levels of power consumption.

**Context:** Developing energy-efficient software for embedded systems in situations, where the underlying hardware contains a multi-core architecture and a task’s execution environment can be controlled dynamically. This pattern can also be used on processor architectures, where cores have different instruction set architectures and programming languages.

**Preconditions:** A typical configuration consists of a fast, high-power processor core alongside a slower, energy-efficient core. The different cores of a processor must have the ability to communicate with each other (e.g. signaling).

**Problem:** How can individual cores of a multi-core system be dynamically switched on and off by software at runtime to increase energy efficiency without stopping the application software?

**Realization:** Figure 5 shows a software model of the Mirroring pattern. The elements of the pattern presented in figure 5 are:

- **TaskGroup:** Consists of a Task and a MirrorTask implementation. A Task is actively executed after initialization. A MirrorTask is a passive copy of a Task, allocated to another core and only powered on when a migration is executed.
- **CoreGroup:** Abstraction of cores for a processor with controlling mechanisms as well as parameters for NFRs.
- **CoreControl:** Manages CoreGroups and controls
communication between the tasks. The class consists of the following three main elements:

- **Strategy**: Manages the execution and association of cores and tasks. Defines the order in which tasks are migrated and cores powered.
- **EnergyRules**: Parameters for measuring the load of the cores. Rules based on processor registers, performance counter or other techniques can be used to control cores and tasks.
- **MigrationUnit**: Task management and switching strategies as well as power management functions. It provides functions to instruct the cores and perform migrations.

The concept of this pattern can be applied to different processor architectures. If an architecture and operation system support technologies like ARM big.LITTLE, tasks can be switched between cores without the need to extend parts of the software design. Otherwise, a management layer which controls the tasks has to be developed, as presented in figure 5.

5.3.3 **Impact on Non-Functional Requirements**

The impact of using the Mirroring pattern on various energy-related parameters is described below.

*Energy Consumption*: The purpose of this pattern is to optimize the energy efficiency of the system by dynamically controlling the different cores of a processor. The impact on consumption depends on how the cores are controlled. Figure 6 shows an example of this pattern applied on a system with a dual-core processor consisting of an energy-efficient core and a high-power core. The upper part shows the power consumption $P$ of the processor, where $P_0$ represents power consumption while both cores are in sleep mode, $P_1$ shows the power consumption of the energy-efficient core, $P_2$ shows the power consumption of the high-power core and $P_3$ the consumption of both cores. The levels of computing power $CP$ can be described as $CP_1$ for the energy-efficient core, $CP_2$ for the high-power core and $CP_3$ as the computing power for both cores. The switching (mirroring) of a task starts at $t_0$. In addition to the running high-power core, the low-power core is started. The application moves relevant computing tasks from the high-power to the low-power core. At $t_1$, the high-power core is put into sleep mode. Between $t_1$ and $t_2$, the system is utilizing the low-power core. At $t_2$ the mirroring starts again by shifting the computing tasks to the large core. For calculating the *energy balance* $EB_P$ we define:

$$\Delta t_{10} = t_1 - t_0 \quad \Delta t_{21} = t_2 - t_1 \quad \Delta t_{32} = t_3 - t_2 \quad (15)$$

$$\Delta P_{21} = P_2 - P_1 \quad \Delta P_{32} = P_3 - P_2 \quad (16)$$

$$\frac{\Delta P_{32}}{\Delta P_{21}} = q_p < 1 \quad \frac{\Delta t_{10}}{\Delta t_{21}} = q_t < 1 \quad (17)$$

and assume that $\Delta t_{32} = \Delta t_{10}$. Using eq. (15)–(17), $EB_P$ can be calculated:

$$EB_P = E_{save} - E_{add}$$

$$= \Delta P_{21} \cdot \Delta t_{21} - 2 \cdot \Delta P_{32} \cdot \Delta t_{10}$$

$$= \Delta P_{21} \cdot \Delta t_{21} \cdot (1 - 2 \cdot q_p q_t) \quad (18)$$

For this pattern, the *efficiency factor* is specified as $\eta_P = (1 - 2 \cdot q_p q_t)$. For example: if $q_p = 0.125$ and $q_t = 0.1$, we get the efficiency factor $\eta_P = 0.975$. The power consumption highly depends on the application as well as processor characteristics and needs to be considered in detail. Each change of a state (e.g. go-to-sleep and wake-up) consumes energy (e.g. load and unload of capacitance), which has to be considered in the application design (Urard and Vučinić, 2017).

*Execution Time/Latency*: There are two different impacts on the execution time when using this pattern. The first impact is the time related to the overhead during the execution of CoreControl. The second
impact is caused by the processor configurations. If a task is moved between two differently clocked cores, the execution time can be shortened or extended.

**Consequences:** This pattern can be modified to control \( N \) cores and assign \( M \) different tasks to the \( N \) cores (\( N, M \in \mathbb{N} \)). If the cores have the same architecture and compilers for the same programming language, the development costs are low. If source code for a Task has to be ported from e.g. C++ to Assembler or if multiple cores with different compilers and programming languages are used, the development costs will increase because of the \( N \) different software versions of the same task. CoreControl is the managing instance, so it must be executed on a core that is either permanently active or switched off last. To get the best energy balance, this core is typically the most energy-efficient core.

### 5.4 Pattern: PowerMonitor

In this section, we describe the PowerMonitor pattern in detail, whose general idea was introduced in (Uelschen et al., 2019).

#### 5.4.1 General Information

**Other Names:** -

**Strategy:** This pattern reduces the active time of a peripheral device as well as the overall capacity of the system by automatically disabling all peripheral devices and interfaces which are no longer in use or requested by any part of the application.

**Related Pattern:** -

**Known Uses:** At the block level of integrated circuit design (hardware layer), this technique is known as power-gating. (Jiang et al., 2005)

#### 5.4.2 Description

**Abstract:** The PowerMonitor pattern considers the power consumption properties of both the SoC itself and external peripheral devices. The access of external peripheral and interfaces (e.g. I2C or SPI) are managed by a single instance. The centralized approach allows a deep knowledge of the devices and it can disable devices and change their power modes dynamically when they are temporarily not needed. This also includes interfaces with one or more devices connected to it.

**Context:** Use the PowerMonitor pattern when an application has to access peripheral interfaces and devices periodically. This pattern is also suitable when a centralized and fine-grained hardware access control has to be achieved.

**Preconditions:** This application requires physical access of all interfaces (e.g. I2C or SPI) and the application must have the direct or indirect capability to disable and enable external devices like sensors and actuators as well as clocks of functional units.

**Problem:** How may a fine-grained dynamic power consumption strategy be implemented, which runs application code while only enabling peripheral devices on request? Additionally, how can conflicts between sleep modes (e.g. preventing software from being executed) and use cases (e.g. performing continuous tasks) be addressed?

**Realization:** The reference implementation for this pattern follows a C++17 template meta-programming approach and provides an abstract and type-safe interface. Only the PowerMonitor interacts with hardware devices so that every other instance can use the provided functions and does not have to implement the hardware access itself, which could be a repetitive and time-consuming process.

#### 5.4.3 Impact on Non-Functional Requirements

Figure 7 sketches the power characteristics of the PowerMonitor pattern.

**Energy Consumption:** The computing power (lower part of figure 7) is not affected by this pattern and remains constant at level \( CP_1 \). We assume that the considered functional unit and the peripheral device are disabled before \( t_0 \). The power consumption of this state is denoted as \( P_0 \).

To describe the behavior, the following declarations are required:
\[ T = t_4 - t_0 \quad \Delta P_{21} = P_2 - P_1 \quad \Delta P_{31} = P_3 - P_1 \quad (19) \]
\[ \Delta t_{10} = t_1 - t_0 \quad \Delta t_{21} = t_2 - t_1 \quad \Delta t_{32} = t_3 - t_2 \quad (20) \]

In order to access devices, the PowerMonitor enables at first the functional unit (e.g. I²C) beginning at \( t_0 \). Afterwards at \( t_1 \), the peripheral device (sensor connected via I²C) gets enabled. During \( \Delta t_{21} \), the application can access the device without loss of functionality. The power consumption level is \( P_3 \). After utilization, the application dynamically disables the external device at first and the functional unit of the SoC afterwards. The power consumption drops back to the previous level \( P_1 \). The energy savings of the pattern depends on the power consumption of the SoC’s functional unit \( \Delta t_{21} \) and the external device \( \Delta t_{32} \). \( EBP_p \) can be calculated using eq. (19)–(20):

\[
E_{\text{normal}} = T \cdot \Delta P_{31} \quad E_{\text{monitor}} = \left( \Delta t_{10} + \Delta t_{32} \right) \cdot \Delta P_{21} + \Delta t_{21} \cdot \Delta P_{31} \\
EBP_p = E_{\text{save}} = E_{\text{normal}} - E_{\text{monitor}} = \Delta P_{31} \cdot \left( T - \Delta t_{21} \right) \quad (21)
\]

The first part of \( E_{\text{monitor}} \) can be ignored since the fast enabling of functional units usually takes only a few clock cycles. Because the basic concept of this pattern does not require additional energy, the efficiency factor \( \eta_p = 1 \).

**Execution Time/Latency**: Switching devices on and off adds latencies which are caused by the software itself and the affected hardware components. To achieve a clear and simple description of the basic concept of this pattern shown in figure 7, additional latencies are not considered. Those latencies depend on the characteristics of the hardware layer and cannot be generalized.

**Consequences**: For each new interface (e.g. I²C) and device (e.g. sensor) used in the system, the Power-Monitor needs to be extended which can increase the development time and required hardware resources (e.g. memory) of the application.

## 6 CONCLUSION

In this paper, we presented a novel approach to include power consumption in the definition of software design patterns for embedded systems. First, we have shown how the software can influence the power consumption of an embedded system. Next, a framework to describe Energy-Aware software design patterns is proposed. The approach modifies and extends well-known pattern descriptions with attributes related to the power consumption. We used the proposed pattern framework to uniformly document four design patterns with effects on the energy efficiency of a system. Software developers can use the framework to express software design patterns affecting the energy consumption. Based on a power-timing diagram, which is presented for all pattern descriptions, we introduce the efficiency factor, a dimensionless numerical value in order to make possible energy savings quantifiable. The efficiency factor describes the trade-off between energy savings and the energy overhead of a pattern. It can be a helpful tool to compare the energy efficiency on different systems using the same pattern. However, the efficiency factor is not suitable for comparing the efficiency of energy savings between different patterns.

Future work following the current results includes an extension of a pattern catalog by systematically describing more patterns using the framework. This can lead to the design of a reference catalog to point out the advantages of each pattern for a specific problem domain. Another part of the future work includes an analysis of the effect on energy consumption for use cases where more than one pattern is used at the same time.

## ACKNOWLEDGEMENTS

This work was partially funded by the German Federal Ministry of Economics and Technology (Bundesministerium fuer Wirtschaft und Technologie-BMWi) within the project "Holistic Model Driven Development for embedded systems in consideration of diverse hardware architectures" (HolMES). The authors are responsible for the contents of this publication.

## REFERENCES


Gamma, E., Helm, R., Johnson, R., and Vlissides, J. M. (1994). Design Patterns: Elements of Reusable Object-Oriented Software. Addison-Wesley Professional.


