Efficient Soft-output Detectors Multi-core and GPU implementations in MIMOPack Library

Carla Ramiro Sánchez¹, Antonio M. Vidal Maciá¹ and Alberto Gonzalez Salvador²

¹Department of Information Systems and Computation, Universitat Politècnica de València, Camino de Vera s/n, Valencia, Spain ²Institute of Telecommunications and Multimedia Applications, Universitat Politècnica de València,

Camino de Vera s/n, Valencia, Spain



Keywords: Soft-output Detector, BICM, HPC Library, GPU, Multi-core, CUDA, MIMO.

Abstract: Error control coding ensures the desired quality of service for a given data rate and is necessary to improve relaibility of Multiple-Input Multiple-Output (MIMO) communication systems. Therefore, a good combination of detection MIMO schemes and coding schemes has drawn attention in recent years. The most promising coding schemes are Bit-Interleaved Coded Modulation (BICM). At the transmitter the information bits are encoded using an error-correction code. The soft demodulator provides the reliability information in form of real valued log-likehood ratios (LLR). These values are used by the channel decoder to make final decisions on the transmitted coded bits. Nevertheless, these sophisticated techniques produce a significant increase in the computational cost and require large computational power. This paper presents a set of Soft-Output detectors implemented in CUDA and OpenMP, which allows to considerably decrease the computational time required for the data detection stage in MIMO systems. These detectors will be included in the future MIMOPack library, a High Performance Computing (HPC) library for MIMO Communication Systems. Experimental results confirm that these implementations allow to accelerate the data detection stage for different constellation sizes and number of antennas.

1 INTRODUCTION

Multiple-input multiple-output (MIMO) systems can provide high spectral efficiency by means of spatially multiplexing multiple data streams (Paulraj et al., 2004), which makes them promising for current wireless standards. However, the use of MIMO technologies involves an increment of the detection process complexity. The detector is present at the receiver side and is the responsible for recover the received signals (which are affected by the channel fluctuation) with the maximum reliability. This step becomes in many cases the most complex stage in the communication. Another important factor that affects the performance of a MIMO system is the number of transmit and receive antennas, because as the system grows the communication process becomes more complicated. Although the number of antennas currently allowed in the standards is not large, it is expected that in the near future more than 100 transmit antennas will be used (Rusek et al., 2013). Thus, the search for high-throughput practical implementations that are also scalable with the system size is imperative.

Graphic processing units (GPUs) have been recently used to develop reconfigurable software defined-radio platforms (Kim et al., 2010), highthroughput MIMO detectors (Wu et al., 2010), and fast low-density parity-check decoders (Falcao et al., 2009). Although multicore central processing unit (CPU) implementation could also replace traditional use of digital signal processors and field-programmable gate arrays (FPGAs), this option would interfere with the execution of the tasks assigned to the CPU of the computer, possibly causing speed decrease. Since the GPU is more rarely used than the CPU in conventional applications, its use as a coprocessor in signal-processing systems is very promising. Therefore, systems formed by a multicore computer with one or more GPUs are interesting in this context.

In this paper, we consider the use of MIMO with bit-interleaved coded modulation (BICM) (Caire et al., 1998). The use of these kind of system allows to improve the reliability of the MIMO systems. However, the receiver stage becomes more compli-

In Proceedings of the 5th International Conference on Pervasive and Embedded Computing and Communication Systems (AMC-2015), pages 335-344 ISBN: 978-989-758-084-0

Ramiro Sánchez C., M. Vidal Maciá A. and Gonzalez Salvador A...

Efficient Soft-output Detectors - Multi-core and GPU implementations in MIMOPack Library.

DOI: 10.5220/0005369503350344

Copyright © 2015 SCITEPRESS (Science and Technology Publications, Lda.)

cated since the demodulator must to generate softinformation (log-likehood ratios) that can be used by the decoder. In order to accelerate the computation of the log-likehood ratios (LLR), we present a set of efficient soft-output decoders with different complexities and performances in terms of Bit Error Rate (BER). These soft-output detectors will be included in the MIMOPack library and have been implemented to be run in a multicore and GPU system. Speedup results show how the execution time of the detection stage can be meaningfully decreased using these implementations.

2 SOFT-OUTPUT MIMO DETECTION

Let us consider a MIMO-BICM system with n_T transmit antennas and $n_R \ge n_T$ receive antennas (see Fig. 1). We assume a spatial multiplexing system, where for any time instant n, the *i*th data stream $s_i[n]$ is transmitted on the *i*th transmit antenna. The baseband equivalent model for the received vector $\mathbf{y}[n] = (y_1[n], ..., y_{n_R}[n])^T$ is given by

$$\mathbf{y}[n] = \mathbf{H}[n]\mathbf{s}[n] + \mathbf{v}[n], \quad n = 1, \dots, N_c - 1, \quad (1)$$

where N_c is the number of time instants in the entire transmission. $\mathbf{H}[n]$ is an $n_R \times n_T$ matrix modeling the Rayleigh fading MIMO channel, and the noise components of vector $\mathbf{v}[n] = (v_1[n], ..., v_{n_R}[n])^T$ are assumed independent and circularly symmetric complex Gaussian with variance σ_w^2 . We assume that the channel $\mathbf{H}[n]$ is known at the receiver and the symbols are taken from a constellation Ω of size $|\Omega| = 2^m = M$. For the sake of simplicity, we will omit the time index n and, thus write (1) as

$$\mathbf{y} = \mathbf{H}\mathbf{s} + \mathbf{v}.\tag{2}$$

In this system, the sequence of information bits b is encoded using an error correcting code before being demultiplexed into n_T layers. The coded bits are then passed through an interleaver Π and mapped via Gray labeling.

At the receiver side, the demodulator uses the model (1) to calculate the soft information about the code bits in terms of log-likelihood ratios *LLRs* (Λ). Thus, to calculate an $\Lambda_{i,k}$ for each coded bit $b_{i,k}$, with k = 1, ..., m, of the sent symbol vector **s**, the detector uses the received vector **y** and the channel matrix **H**. Finally, the reliability information is de-interleaved (Π^{-1}) and multiplexed into a single stream which will be used by the channel decoder.

A strategy to decrease slightly the complexity of the detection is to reduce the channel matrix in a canonical form by orthogonal transformations before the detection. If QR decomposition is employed in a preprocessing stage, the channel matrix is decomposed into $\mathbf{H} = \mathbf{QR}$, where **R** is an upper triangular matrix. Left-multiplying (2) by $\mathbf{Q}^{\mathbf{H}}$ and calling $\tilde{\mathbf{y}} = \mathbf{Q}^{\mathbf{H}}\mathbf{y}$, the problem can be rewritten as:

$$\hat{\mathbf{s}} = \arg\min_{\mathbf{s}\in\Omega^{n_T}} \|\mathbf{Q}^{\mathbf{H}}\mathbf{y} - \mathbf{Rs}\|^2 = \arg\min_{\mathbf{s}\in\Omega^{n_T}} \|\tilde{\mathbf{y}} - \mathbf{Rs}\|^2,$$
(3)

where the most probable transmitted symbol vector \hat{s} is found by searching the smallest distance between the received vector y and each possible vector s. To clarify how the triangular structure of \mathbf{R} can be exploited, Eq. 3 has been expressed in a more explicit way

$$\mathbf{\hat{s}} = \arg\min_{\mathbf{x}\in\Omega^{n_T}} \left\{ \sum_{i=n_T}^{1} \left| \tilde{y}_i - \sum_{j=i}^{n_T} R_{ij} s_j \right|^2 \right\}.$$
 (4)

Problem (4) can be represented as a decoding tree with $n_T + 1$ levels. Each possible message **s** is represented by a branch and each symbol value by a node. Then there are M^{n_T} leaf nodes which represent the total of possible values for **s**. In order to solve Eq. 4 via tree search, the following recursion is performed for $i = n_T, n_T - 1, ..., 1$:

$$D_i(S^i) = D_{i+1}(S^{i+1}) + |e_i(S^i)|^2,$$
(5)

where *i* denotes each tree level, $S^{(i)} = [s_i, s_{i+1}, \ldots, s_{n_T}]$, $D_i(S^{(i)})$ is the accumulated Partial Euclidean Distance (PED) up to level *i*, with $D_{n_T+1}(S^{n_T+1})$ is set to 0 and the Distance Increment (DI), also called *branch weight* is computed as:

$$e_i(S^i) = \tilde{y}_i - \sum_{j=i}^{n_T} R_{ij} s_j.$$
(6)

3 TOOLS AND OPTIMIZATION TECHNIQUES

In this section we present some tools and additional optimizations performed to accelerate and reduce the number of FLOPS (floating points operations) needed to perform the detection. These strategies will be used in many of the algorithms and therefore are needed to understand the implementations in the next section.



Figure 1: Block diagram of a MIMO-BICM system.

3.1 Graphic Processing Units and CUDA

Compute Unified Device Architecture (CUDA) (NVIDIA, 2014) is a software programming model that exploits the massive computation potential offered by GPUs. A GPU can have multiple stream multiprocessors (SM), each with a certain number of pipelined cores. A CUDA device has a large amount of off-chip device memory (global memory) and a fast on-chip memory called shared memory. Following Flynn's taxonomy (Flynn, 1972), from a conceptual point of view, a GPU can be considered as a single instruction, multiple data (SIMD) machine; that is, a device in which a single set of instructions is executed on different data sets. In the CUDA model, the programmer defines the kernel function which contains a set of common operations. At runtime, the kernel is called from the main central processing unit (CPU) and spawns a large number of threads blocks, which is called a grid. Each thread block contains multiple threads and all the blocks within a grid must have the same size. Each thread can select a set of data using its own unique ID and execute the kernel function on the selected set of data. Threads within a block can synchronize their execution through a barrier to coordinate memory accesses. In contrast, thread blocks are completely independent and can only share data through the global memory once the kernel ends.

3.2 Multicore Processors and OpenMP

OpenMP is an Application Programming Interface (API) (OpenMP, 2013) for programming sharedmemory parallel computers. It consists of a set of compiler directives, callable library routines and environment variables which may be embedded within a code written in a programming language such as Fortran, C/C++ on several processor architectures and operating systems such as GNU/Linux, Mac OS X, and Windows platforms.

Basically, a master thread launch a number of

slave threads and divide the workload among them. The runtime will attempt to allocate the threads to different processors and the threads will run concurrently.

The multicore parallelization performed in the Soft-Output detectors is common for all of them and is based in the estimation of a particular transmitted signal $\hat{\mathbf{s}}[n]$ per thread.

3.3 Efficient Calculation of Partial Euclidean Distances

We propose a strategy, consisting in the previous estimation of all posible values of the inner sumatory $\sum_{j=i}^{n_T} R_{ij} s_j$ in equation (4). This will allow us to avoid common computation for different possible solutions ($\mathbf{s} \in \Omega^{n_T}$) decreasing the computational cost of the detection process. These values are stored in a $M \times n_v$ matrix **T**. The elements $T_{i,j}$, contains the result of multiplying the constellation symbol Ω_i by the *j*-th non-zero value of matrix **R**:

$$\mathbf{T} = \begin{bmatrix} \Omega_1 R_{1,1} & \Omega_1 R_{1,2} & \dots & \Omega_1 R_{n_T,n_T} \\ \Omega_2 R_{1,1} & \Omega_2 R_{1,2} & \dots & \Omega_2 R_{n_T,n_T} \\ \vdots & \vdots & \ddots & \vdots \\ \Omega_M R_{1,1} & \Omega_M R_{1,2} & \dots & \Omega_M R_{n_T,n_T} \end{bmatrix}, \quad (7)$$

where n_v is the number of non-zero values of **R**.

Then, each row *i* contains all non-zero valued elements of matrix **R** multiplied by the constellation complex-valued symbol Ω_i .

Algorithm 1 shows the steps needed to calculate the accumulated PED of a path s from the root up to level *lini* by using the matrix **T**. As an example, let us consider a 2×2 MIMO system using a 16-QAM constellation, which has the following triangular matrix associated

$$\mathbf{R} = \begin{bmatrix} R_{1,1}^1 & R_{1,2}^2 \\ 0 & R_{2,2}^3 \end{bmatrix}$$

the $n_v = 3$ non-zero values are represented as $R_{i,j}^{(l)}$, where *l* represents the index of the column that it oc-

cupies in the **T** matrix. We want to calculate the Partial Euclidean Distances (PED) of the following treepath *S*:

$$S^{(1)} = [s_1, s_2]^T = [-3 - 1i, 1 - 3i]^T = [\Omega_3, \Omega_{15}]^T,$$

the Distance Increment (DI) are computed as follows:

$$e_2(S^{(2)}) = \tilde{y}_2 - \sum_{j=2}^{n_T} R_{i,j} s_j = \tilde{y}_2 - R_{2,2} \Omega_{15} = \tilde{y}_2 - T_{15,3}$$
(8)

$$e_1(S^{(1)}) = \tilde{y}_1 - \sum_{j=1}^{n_T} R_{i,j} s_j = \tilde{y}_1 - (R_{1,1}\Omega_3 + R_{1,2}\Omega_{15})$$

= $\tilde{y}_1 - (T_{3,1} + T_{15,2})$ (9)

Assuming that the root node starts with accumulated PED equal to zero $d_3(S^{(3)}) = 0$; the final Euclidean Distance at the leaf node is:

$$d_1(S^{(1)}) = |\tilde{y}_2 - T_{15,3}|^2 + |\tilde{y}_1 - (T_{3,1} + T_{15,2})|^2 \quad (10)$$

Algorithm 1: Efficient Calculation of Accumulated Partial Euclidean Distances from level *lini* to *lend*.

Input: T, \tilde{y} , s Output: D_{lini} 1: $D_{n_T+1} = 0$ 2: for $i = n_T, \dots, lini$ do 3: for $j = i, \dots, n_T$ do 4: Get index l using i and j, 5: $aux = aux + T_{s_j,l}$ 6: end for 7: $D_i = D_{i+1} + |\tilde{y}_i - aux|^2$ 8: end for

4 SOFT-OUTPUT DETECTORS IMPLEMENTATION

4.1 Optimum and Max-log Demodulators

Assuming that all transmit vectors are equally likely the *optimal soft MAP* (OMAP) *demodulator* calculates the exact LLR for $b_{i,k}$ as

$$\Lambda_{i,k} = \log \frac{P(b_{i,k} = 1 | \mathbf{y}, \mathbf{H})}{P(b_{i,k} = 0 | \mathbf{y}, \mathbf{H})} = \log \frac{\sum_{\mathbf{s}: s_i \in \Omega_k^1} e^{-\frac{\|\bar{\mathbf{y}} - \mathbf{Rs}\|^2}{\sigma_w^2}}}{\sum_{\mathbf{s}: s_i \in \Omega_k^0} e^{-\frac{\|\bar{\mathbf{y}} - \mathbf{Rs}\|^2}{\sigma_w^2}}}$$
(11)

where Ω_k^u denotes the set of all symbols $s \in \Omega$ whose label $u \in \{0, 1\}$ in bit position k. The complexity of this method is $O(|\Omega|^{n_T})$ since the LLRs are calculated for all layers n_T , therefore is mandatory the computation of $|\Omega|^{n_T}$ distances.

If the receiver uses a *max-log approximation* (MLA) *demodulation* the computation of the LLRs for each code bit is calculed according to (Muller-Weinfurtner, 2002)

$$\Lambda_{i,k} \approx \frac{1}{\sigma_w^2} \left[\min_{\mathbf{s}: s_i \in \Omega_k^0} \|\mathbf{\tilde{y}} - \mathbf{Rs}\|^2 - \min_{\mathbf{s}: s_i \in \Omega_k^1} \|\mathbf{\tilde{y}} - \mathbf{Rs}\|^2 \right].$$
(12)

There are numerous suboptimal alternatives of soft MIMO detectors in order to avoid an exhaustive search over the entire range of possibilities $|\Omega|^{n_T}$. In this paper two tree-search-based soft demodulation have been considered and are described in future sections.

4.1.1 CUDA Implementation

The proposed OMAP and MLA GPU implementations have a similar algorithmic scheme. Both CUDA codes are composed by two kernels which work together to perform the estimation of the signals received in N_c time slots.

Algorithm 2: CUDA Parallelization for the OMAP and MLA detection of N_c time instants.

- 1: Allocate Memory in GPU-GM for: **T**, **ỹ**, **s** and **D**,
- 2: Copy from CPU to GPU-GM: **T** and $\tilde{\mathbf{y}}$,
- 3: Copy from CPU to GPU Constant Memory: gray,
- 4: Select kernel configuration with $n_{th} = N_c \cdot M^{\bar{n}_T}$,
- 5: Obtain **D** and **s** using Kernel 1
- 6: Select kernel configuration with $n_{th} = N_c \cdot m \cdot n_T$
- 7: **if** OMAP method is selected **then**
 - Obtain A using Kernel 2
- 9: **else**

8:

- 10: Obtain Λ using Kernel 3
- 11: end if
- 12: Copy from GPU-GM to CPU: Λ

Algorithm 2 shows the steps needed to launch the kernel. First, is necessary to allocate memory in the GPU Global Memory (GPU-GM) for input (**T**, $\tilde{\mathbf{y}}$), output (**D**) and auxiliary (**s**) matrices related to the N_c signals. Then, input matrices should be copied into the GPU-GM. The next step is to launch the Kernel 1, with the appropriate grid dimension.

In Kernel 1, each thread is in charge to compute the accumulated PED for a given signal *n* and a possible *j*th combination of the range Ω^{n_T} . During the detection process, the detector should maintain a list of $P = M^{n_T}$ symbols that are being estimated for each

signal. In order to reduce memory requirements and the cost of data transfers our algorithms keep the list of symbols in integer format (not complex) which will be represented as $\mathbf{s}_{:,j}$. This is especially important for the GPU implementations since they have certain limits in memory capacity and the data transfers to/from the CPU are very expensive. Once the indices of the constellation symbols for a given three-path *j* have been obtained (see step 3), its Euclidean Distance is calculated by adding different elements of the prebuilt matrix **T** such as Alg. 1 and store it in $\mathbf{D}_{i}[n]$.

Therefore $n_{th} = N_c \cdot M^{n_T}$ threads are needed to launch the kernel. A bidimensional grid configuration with $N_{Bx} = N_B$, $N_{By} = N_B$ has been considered for all Soft Detectors. The number of blocks N_B depends on the number of threads per dimension, which are denoted by N_{tx} and N_{ty} , respectively. The block size will be chosen to be a multiple of 32 in order to avoid incomplete warps. Then the value of N_B is obtained as:

$$N_B = \left\lceil \sqrt{\frac{n_{th}}{(N_{tx} \cdot N_{ty})}} \right\rceil.$$
(13)

Kernel 1: Calculation of one of the branches of the OMAP and MLA detectors by the z-th thread for N_c time slots.

Input: $\mathbf{T}, \mathbf{\tilde{y}}, N_c$

- Output: D, s
- 1: Calculate using the thread global index z:
 - Time slot identifier *n*
 - Path identifier j

```
2: if n < N_c then
```

```
Get selected path s_{:,i}[n],
3:
```

Compute Euclidean Distance $D_i[n]$ from 1 to n_T 4: level using $\mathbf{T}[n]$ and $\tilde{\mathbf{y}}[n]$

5: end if

Once the Euclidean Distances have been calculated the detector must to obtain the soft information. Depending on the kind of detector selected (OMAP or MLA) Kernel 2 or Kernel 3 will be launched. In this case the number of blocks is computed as Eq.13 with $n_{th} = N_c \cdot m \cdot n_T$. Each thread is in charge to compute an LLR $\Lambda_{i,k}$ for a determinated time index n using Eq.11 or Eq.12 respectively. A matrix, called gray of size $M \times m$, is used in order to find the set of symbols Ω_k^u with $k = 1, \ldots, m$ This matrix contains the representation of all constellation symbols in binary format. This data will not change during the execution and is read only,

then its very suitable to be copied in constant memory.

Kernel 2: Computation of the LLR for the OMAP by the *z*-th thread for N_c time slots.

-
Input: $\mathbf{D}, \mathbf{s}, N_c, \sigma_w^2$ Output: Λ
1: Calculate using the thread global index z:
• Time slot identifier <i>n</i>
• Layer position <i>i</i>
• Bit position <i>k</i>
2: Set $d0 = 0$ and $d1 = 0$
3: if $n < N_c$ then
4: for $j = 1,, P$ do
5: Get <i>i</i> th symbol $s = s_{i,j}[n]$
6: if $gray_{s,k} = 1$ then
7: $d1 = d1 + e^{-\frac{D_j[n]}{\sigma_{W}^2}}$
8: else $D_{j[n]}$
9: $d0 = d0 + e^{-\frac{D_j(n)}{\sigma_w^2}}$
10: end if
11: end for
12: $\Lambda_{i,k}[n] = \log(\frac{d1}{d0})$
13: end if

Kernel 3: Computation of the LLR for the MLA by	Y
the z-th thread for N_c time slots.	1

Input: D,**s**, N_c , σ_w^2

Output: Λ

- 1: Calculate using the thread global index z:
 - Time slot identifier n
 - Layer position i
 - Bit position k
- 2: Set d0 = 1e6 and d1 = 1e6
- 3: if $n < N_c$ then
- for j = 1, ..., P do 4:
- 5: Get the *i*th symbol $s = s_{i,j}[n]$ 6

If
$$gray_{s,k} = 1$$
 and $D_j[n] < a_1$ then

7: $d1 = D_j[n]$ 8: end if

9: **if**
$$gray_{s,k} = 0$$
 and $D_j[n] < d_0$ **then**

10:
$$d0 = D_i[n]$$

11: end if

```
12:
       end for
```

 $\Lambda_{i,k}[n] = \frac{d0-d1}{2}$ 13:

14: end if

4.2 Soft Fixed Sphere Decoder

The Soft Fixed Sphere Decoder (SFSD) performs a predeterminated tree-search composed of tree different stages. The first two stages (FE and SE) are known as the hard-output stage or HFSD detection (Barbero and Thompson, 2008):

• A full expansion of the tree (FE) in the first (highest) L levels. At the FE stage, for each survivor path, all the possible values of the constellation are assigned to the symbol at the current level.

• A single-path expansion (SE) in the remaining tree-levels $n_T - L$. The SE stage starts from each retained path and proceeds down in the tree calculating the solution of the remaining succesive-interference-cancellation (SIC) problem (Berenguer and Wang, 2003) as:

$$\hat{s}_{i} = Q\left\{\frac{\tilde{y}_{i} - \sum_{j=i+1}^{n_{T}} R_{ij}\hat{s}_{j}}{R_{ii}}\right\}, \quad i = n_{T}, \dots, 1.$$
(14)

The function $Q(\cdot)$ assigns the closest constellation value. Note that, the efficient PED calculation using matrix **T** can also be used to accelerate the computation of the sumatory $\sum_{j=i+1}^{n_T} R_{ij}\hat{s}_j$ in the SIC problem. The symbols are detected following a specific ordering also proposed by the authors in (Barbero and Thompson, 2008). As it was shown in (Jalden et al., 2009), the maximum detection diversity can be achieved with the FSD if the following value of *L* is chose:

$$L \ge \sqrt{n_T} - 1 \tag{15}$$

 A Soft-Output extension (SOE) to provide soft information by obtaining an improved list of candidates (Barbero et al., 2008). Figure 2(b) shows the search-tree of the SFSD for the case with $n_T = 4$ and QPSK symbols. The method starts from the list of candidates that the hard-output FSD in (composed by the FE and SE stages) obtains (in Fig. 2(a)) and adds new candidates to provide more information about the counter bits. Note that, since the first level of the HFSD tree is already totally expanded, all the necessary values to compute the LLRs of the symbol bits in the first levels are available. Therefore, the list extension must start from the second level of such path. To begin the list extension, the best Niter paths are selected from the initial hard-ouput FSD list (in this example, $N_{iter} = 2$). This is based on the heuristics that the lowest-distance paths may be candidates differing from the best paths in only some bits. The symbols belonging to these N_{iter} paths are picked up from the root up to a certain level l, and, at level l-1, additional $\log_2 M$ branches are explored, each of them having one of the bits of the initial path symbol negated. Afterwards, these new partial paths are completed following the SIC path, as done in the hard-ouput FSD scheme. The same operation is repeated until the lowest level of the tree is reached.



Figure 2: Decoding trees of the SFSD algorithm for a 4×4 MIMO system with QPSK symbols, $N_{iter} = 2$ and L = 1: (a) Hard-Output stage and (b) Soft-Output Extension.

4.2.1 SFSD CUDA Implementation

Algorithm 3 shows the steps needed to perform the SFSD detection. First, data for input and output variables are allocated and copied into the GPU-GM memory. In this case, matrices **gray**, **neg** and constellation symbols Ω are copied into constant memory. The Ω variable is needed to perform the quantization $Q(\cdot)$ in the SIC problem. Matrices **D** and **s** contains the information of the $P = M^L + N_{iter} \cdot m \cdot (n_T - L)$ paths computed: M^L branches of the Hard-Output stage and the $N_{iter} \cdot m \cdot (n_T - L)$ new branches of the Soft-Output extension (SOE) stage.

In Kernel 4, each thread calculates one of the M^L branches of the HFSD stage. After the hard-output part is finished, the CPU is in charge to calculate the N_{iter} minimum distances and store it in the matrix **min** in ascendent order. This matrix is copied in the GPU global memory. Then, the $N_{iter} \cdot m \cdot (n_T - L)$ new candidates to be obtained per time index n are equally distributed among all the threads of the grid using Kernel 5. As mentioned, in the SOE stage, adittional mbranches are explored in the remaining $(n_T - L)$ levels. Each of them have one of the bits of the initial path symbol negated. In order to accelerate this expansion, a matrix (neg) is builded before the detection. This matrix contains, for each constellation symbol Ω_i , a list of *m* constellations symbols resulting of the kth bit negation. For example using QPSK conKernel 3: CUDA Parallelization for the SFSD detection of N_c time instants.

- 1: Allocate Memory in GPU-GM for: T, ỹ, s and D,
- 2: Copy from CPU to GPU-GM: T and \tilde{y} ,
- 3: Copy from CPU to GPU Constant Memory: gray, gray and Ω .
- 4: Select kernel configuration with $n_{th} = N_c \cdot M^L$,
- 5: HFSD Stage: Obtain **D** and **s** using Kernel 4,
- 6: Copy from GPU-GM to CPU: D,
- 7: Obtain **min** calculating the path indices of the N_{iter} minimum distances,
- 8: Copy from CPU to GPU: min,
- 9: Select kernel configuration with $n_{th} = N_c \cdot M \cdot m \cdot (n_T m_T)$ L).
- 10: SOE Stage: Update D and s using Kernel 5,
- 11: Select the kernel configuration with $n_{th} = m \cdot n_T$,
- 12: Obtain Λ using Kernel 6,
- 13: Copy from GPU-GM to CPU: Λ

stellation for the symbol Ω_3 its binary representation is 11. Negating the 1st bit it becomes in $1\overline{1} = 10$, then $neg_{3,1} = 2$, negating the 2nd bit it becomes in $\overline{11} = 01$, then $neg_{3,2} = 1$. As occurs with matrix gray, this matrix is constant for the entire simulation, then will be copied also in constant memory.

Kernel 4: Calculation of one of the branches of the HFSD detector by the *z*-th thread for N_c time slots.

Input: T, $\tilde{\mathbf{y}}$, n_T , N_c , L

```
Output: D, s
```

- 1: Calculate using the thread global index z:
- Time slot identifier *n*
- Path identifier *j*
- 2: if $n < N_c$ then
- Get Path from level $n_T L + 1$ to n_T as 3: $s_{n_T-L+1:n_T,j}[n],$
- Compute Partial Distance $D_i[n]$ from $n_T L + 1$ to 4: n_T level using $\mathbf{T}[n]$ and $\tilde{\mathbf{y}}[n]$
- 5: for $r = n_T - L, ..., 1$ do
- Compute $s_{r,j}[n]$ using SIC Eq.14, 6:
- 7: Update path distance $D_j[n]$ using $\mathbf{T}[n]$ and $\tilde{\mathbf{y}}[n]$
- 8: end for
- 9: end if

After this, the final step finds within this list the minimum distances of paths having the counter bits and computes the $\log_2 M \cdot n_T$ LLRs. These operations are executed by the Kernel 6.

4.3 **Fully Parallel Fixed Sphere Decoder**

In SFSD detector, a smart list extension based on the lowest distance paths within the initial FSD list is proposed, however, such extension is performed in an almost totally sequential way, which alters the algorithm parallelism degree. For this reason, a softKernel 5: Calculation of new candidates for the SFSD detector by the z-th thread for N_c time slots.

Input: $\mathbf{T}, \tilde{\mathbf{y}}, \mathbf{s}, \min, n_T, N_c$

- Output: D, s
- 1: Calculate using the thread global index *z*:
 - Time slot identifier *n*
 - Path identifier *j*
 - Selected path Nit
 - Layer position *l*
 - Bit position k
- 2: if $n < N_c$ then
- Get index of the selected path $j' = min_{N_{it}}[n]$, 3:
- and its symbol on the *i*th layer as $s' = s_{l,j'}[n]$, 4:
- 5: Copy symbols from level l to n_T from global memory $s_{l+1:n_T,j}[n] = s_{l+1:n_T,j'}[n]$,
- Get negate kth negated symbol from constant mem-6: ory $s_{l,j}[n] = neg_{s'[n],k}$,
- Compute partial distance $D_i[n]$ from *l* to n_T level 7:
- 8:
- for $r = l 1, \dots, 1$ do Compute $s_{r,j}[n]$ using SIC Eq.(14), <u>و</u>
- 10: Update path distance $D_i[n]$ using $\mathbf{T}[n]$ and $\tilde{\mathbf{y}}[n]$
- 11: end for
- 12: end if

Kernel 6: Computation of the LLR for the SFSD by the *z*-th thread for N_c time slots.

Input: D, **s**, min, N_c , σ_w^2

Output: Λ

- 1: Calculate using the thread global index z:
- - Time slot identifier n
 - Layer position i
- Bit position k
- 2: Set d0 = 1e6 and d1 = 1e6
- 3: if $n < N_c$ then
- 4: Get index of the HFSD Solution as $j' = min_1[n]$,
- 5: and its symbol on the *i*th layer as $s' = s_{i,j'}[n]$,
- 6: for j = 1, ..., P do
- 7: $s = s_{i,j}[n]$ 8

8: **if**
$$D_j[n] < d_{min}$$
 and $gray_{s,k} \neq gray_{s',k}$ then
9: $d_{min} = D_j[n]$

10: end if

- 11: end for
- $\Lambda_{i,k}[n] = \frac{(D_{j'}[n] d_{min})(1 2gray_{s',k})}{2}$ 12: σ_w^2
- 13: end if

output demodulator was proposed in (Roger et al., 2012) that performs a fully parallel list extension: the fully parallel FSD (FPFSD). The proposed approach is purely based on the hard-output FSD scheme.

The list of candidates and distances necessary to obtain soft information is calculated through n_T hardoutput FSD searches, each with a different channel matrix ordering. The n_T different channel orderings ensure that a different layer (level) of the system is placed at the top of the tree each time. This way, candidate paths containing all the bit labelling possibili-

Detection	Norm-based	Order	Order	Order	Order
position	Ordering	1	2	3	4
1st	2	1	2	3	4
2nd	4	2	4	2	2
3rd	3	4	3	4	3
4th	1	3	1	1	1

Table 1: Symbol detection position and corresponding tree-level for the involved FPFSD orderings in an example with $n_T = 4$.

ties in every level are guaranteed and, thus, soft information about all the bit positions is always available. Recall that, for $n_T = 4$, 4 hard-output FSD independent searches such as the one in Fig. 2(a) should be carried out, each with a different channel matrix ordering. These tree-searches can be carried out totally in parallel.

Note that, as when using the FSD ordering, the reliability of the symbol placed in the FE stage is irrelevant. Then, the remaining levels are ordered following the initial column-norm-based ordering but skipping the level that was already set on the top. The example in Table 1 shows how the ordering is set up for a particular column-norm-based ordering of a 4×4 channel, which in this case is $\{2,4,3,1\}$. As the first row of Table 1 shows, the *i*th proposed ordering starts the data detection at the *i*th tree-level, being $i \in \{1,2,3,4\}$. Then, the remaining levels are explored following the column-norm-based ordering in column 2.

4.3.1 CUDA Implementation

Algorithm 4 shows the steps needed to perform the FPFSD detection. Once the relevant data have been allocated and copied in the GPU. Kernel 7 calculates the PEDs of the $P = n_T \cdot M$ branches for each *p*th order matrix. Once the Euclidean Distances have been calculated the detector must to obtain the soft information. The LLRs are obtained using Kernel 3 with the appropriate size list *P*.

Algorithm 4: CUDA Parallelization for the FPFSD detection of N_c time instants.

- 1: Allocate Memory in GPU-GM for: T, ỹ, s and D,
- 2: Copy from CPU to GPU-GM: T and ỹ,
- 3: Copy from CPU to GPU Constant Memory: **gray** and Ω ,
- 4: Select kernel configuration with $n_{th} = N_c \cdot n_T \cdot M$,
- 5: Obtain **D** and **s** using Kernel 7,
- 6: Select the kernel configuration with $n_{th} = m \cdot n_T$,
- 7: Obtain Λ using Kernel 3 with $P = n_T \cdot M$, 8: Copy from GPU-GM to CPU: Λ

Kernel 7: Calculation of one of the branches of the FPFSD detector by the *z*-th thread for N_c time slots.

Input: $\mathbf{T}, \tilde{\mathbf{y}}, M, n_T, N_c, \sigma_w^2$

Output: D, s

- 1: Calculate using the thread global index *z*:
 - Time slot identifier *n*
 - Path identifier j
 - FPFSD ordering index *p*
- 2: if $n < N_c$ then
- 3: Get Path from level n_T to n_T as $s_{:,i}[n]$,
- 4: Compute Partial Distance $D_j[n]$ from n_T to n_T level using $\mathbf{T}^{(p)}[n]$ and $\tilde{\mathbf{y}}^{(p)}[n]$
- 5: **for** $r = n_T 1, \dots, 1$ **do**
- 6: Compute $s_{r,j}[n]$ using SIC Eq.14, 7: Update path distance $D_j[n]$ using $\mathbf{T}^{(p)}[n]$ and
- $\tilde{\mathbf{y}}^{(p)}[n]$ 8: end for
- 9: end if

5 RESULTS

In order to assess the performance of our library, we have evaluated the execution times of the Soft-Output detectors described in the previous sections.

We employed for the implementations an heterogeneous system composed of two Nvidia Tesla K20Xm GPU with 14 SM, each SM including 192 cores. The core frequency is 0.73 GHz. The GPU has 5GB of GDDR5 global memory and 48KB of shared memory per block. The installed CUDA toolkit is 5.5. The Nvidia card is mounted on a PC with two Intel Xeon CPU E5-2697 at 2.70 GHz with 12 cores and hyperthreading activated.

Table 2 shows the execution time and speedup obtained by the OMAP and MLA demodulators for multicore and GPU implementations. Sequential version refers the algorithm without the optimization obtained with the use of matrix **T** seen in section 3.3. The speedups are defined as the ratio between the execution time of sequential version and the parallel implementations. These results have been obtained simulating a MIMO system with 4 transmit and receive antennas, 16-QAM symbol alphabet and $N_c = 10000$. The CUDA block configuration is $N_{tx} = N_{ty} = 16$. As can be seen parallel execution dramatically reduces response time for optimal soft demodulation running up to 82 times faster than sequential version.

Table 2: Execution Time in seconds and Speedup of optimal (OMAP) and max-log approximatio (MLA) MIMOPack soft-output detectors with different library configurations.

Version	Execution Time(Speedup)			
Version	OMAP	MLA		
Sequential	304.00	88.27		
48 OMP threads	15.19(≈20x)	4.70(≈19x)		
GPU	3.72(≈82x)	3.05(≈29x)		

Due to the lower complexity of the suboptimal SFSD and FPFSD methods, we can to simulate transmissions with higher complexity. Figures 3 and 4 have been obtained simulating $N_c = 10000$ signals and varying the number of transmitter antennas (n_T) and the constellation sizes.

The speedup results obtained with the parallel SFSD implementations can be seen in Figure 3, the value of N_{iter} is {2,4,6} for QPSK, 16-QAM and 64-QAM, respectively and $L = \lceil \sqrt{n_T} \rceil - 1$. As we can see, the multicore version have better performance than CUDA version when the computational burden is insufficient to exploit the capabilities of the GPU. When the number of transmitter antennas n_T and constellation size increases, the CUDA implementation obtain better performance than multicore version. This is more noticeable from $n_T = 10$, since the number of levels in the FE stage is fixed to L = 3. This behavior also occurs for the FPFSD detector (see 4).



Figure 3: Speedup for the SFSD detector with different constellations and number of transmitter antennas.



Figure 4: Speedup for the FPFSD detector with different constellations and number of transmitter antennas.

6 CONCLUSIONS

This paper presents a set of Soft-Output detectors included in the future library for MIMO communications systems, called MIMOPack, which aims to provide a set of routines needed to perform the most complex stages in the current wireless communications. The efficiency of these detectors have been evaluated by comparing the execution time with different platform configurations. The variety of detectors with mixed complexities and performances allows to cover multiple use cases with different channel conditions and scenarios such as massive MIMO. Moreover, parallel implementations allow the execution of large simulations over different architectures thus exploiting the capacity of the modern machines. Results obtained with the efficient soft-output detectors presented in this paper demonstrate that MIMOPack library may become in a very useful tool for companies involved in the development of new wireless and broadband standards, which need to obtain results and statistics of its proposals quickly and also for other researchers making easier the implementation of scientific codes.

ACKNOWLEDGEMENTS

This work has been supported by SP20120646 project of Universitat Politècnica de València, by ISIC/2012/006 and PROMETEO FASE II 2014/003 projects of Generalitat Valenciana; and has been supported by European Union ERDF and Spanish Government through TEC2012-38142-C04-01.

PUBLIC

REFERENCES

- Barbero, L. G., Ratnarajah, T., and Cowan, C. (2008). A low-complexity soft-MIMO detector based on the fixed-complexity sphere decoder. In *IEEE International Conference on Acoustics, Speech and Signal Processing.*
- Barbero, L. G. and Thompson, J. S. (2008). Fixing the complexity of the sphere decoder for MIMO detection. *IEEE Transactions on Wireless Communications*, 7(6):2131–2142.
- Berenguer, I. and Wang, X. (2003). Space-time coding and signal processing for mimo communications. *Journal* of Computer Science and Technology, 18(6):689–702.
- Caire, G., Taricco, G., and Biglieri, E. (1998). Bitinterleaved coded modulation. *IEEE Trans. Inform. Theory*, 44(3):927–946.
- Falcao, G., Silva, V., and Sousa, L. (2009). How GPUs can outperform ASICs for fast LDPC decoding. In *International Conference on Supercomputing*, Yorktown Heights, New York (USA).
- Flynn, M. (1972). Some computer organizations and their effectiveness. *IEEE Transactions on Computers*, 21:948–960.
- 21:948–960.
 Jalden, J., Barbero, L., Ottersten, B., and Thompson, J. (2009). The error probability of the fixed-complexity sphere decoder. *IEEE Transactions on Signal Processing*, 57:2711–2720.
- Kim, J., Hyeon, S., and Choi, S. (2010). Implementation of an sdr system using graphics processing unit. *IEEE Commun. Mag.*, 48(3):156–162.
- Muller-Weinfurtner, S. (2002). Coding approaches for multiple antenna transmission in fast fading and ofdm. *IEEE Transactions on Signal Processing*, 50:2442– 2450.
- NVIDIA (2014). Nvidia programming guide, version 6.0. http://docs.nvidia.com/.
- OpenMP (2013). Application program interface v4.0. http://www.openmp.org/.
- Paulraj, A. J., Gore, D. A., Nabar, R., and Bolcskei, H. (2004). An overview of MIMO communications - a key to Gigabit wireless. In *Proceedings of the IEEE*, volume 92, pages 198–218.
- Roger, S., Ramiro, C., Gonzalez, A., Almenar, V., and Vidal, A. M. (2012). Fully parallel gpu implementation of a fixed-complexity soft-output mimo detector. *IEEE Transactions on Vehicular Technology*, 61(8):3796–3800.
- Rusek, F., Persson, D., Lau, B., Larsson, E., Marzetta, T., Edfors, O., and Tufvesso, F. (2013). Scaling up mimo: Opportunities and challenges with very large arrays. *IEEE Signal Processing Magazine*, 30(1):40–60.
- Wu, M., Sun, Y., Gupta, S., and Cavallaro, J. (2010). Implementation of a high throughput soft MIMO detector on GPU. *Journal of Signal Processing Systems*, 64:123–136.