Signature-based High-level Simulation of Microthreaded Many-core Architectures

Irfan Uddin, Raphael Poss, Chris Jesshope

2014

Abstract

The simulation of fine-grained latency tolerance based on the dynamic state of the system in high-level simulation of many-core systems is a challenging simulation problem. We have introduced a high-level simulation technique for microthreaded many-core systems based on the assumption that the throughput of the program can always be one cycle per instruction as these systems have fine-grained latency tolerance. However, this assumption is not always true if there are insufficient threads in the pipeline and hence long latency operations are not tolerated. In this paper we introduce Signatures to classify low-level instructions in high-level categories and estimate the performance of basic blocks during the simulation based on the concurrent threads in the pipeline. The simulation of fine-grained latency tolerance improves accuracy in the high-level simulation of many-core systems.

References

  1. Argollo, E., Falcó n, A., Faraboschi, P., Monchiero, M., and Ortega, D. (2009). Cotson: infrastructure for full system simulation. SIGOPS Oper. Syst. Rev., 43(1):52- 61.
  2. Austin, T., Larson, E., and Ernst, D. (2002). SimpleScalar: An Infrastructure for Computer System Modeling. Computer, 35(2):59-67.
  3. Bammi, J. R., Kruijtzer, W., Lavagno, L., Harcourt, E., and Lazarescu, M. T. (2000). Software performance estimation strategies in a system-level design tool. In Proceedings of the eighth international workshop on Hardware/software codesign, CODES 7800, pages 82- 86, New York, NY, USA. ACM.
  4. Bernard, T. A. M., Grelck, C., Hicks, M. A., Jesshope, C. R., and Poss, R. (2011). Resource-agnostic programming for many-core microgrids. In Proceedings of the 2010 conference on Parallel processing, Euro-Par 2010, pages 109-116, Berlin, Heidelberg. Springer-Verlag.
  5. Bousias, K., Guang, L., Jesshope, C. R., and Lankamp, M. (2009). Implementation and evaluation of a microthread architecture. J. Syst. Archit., 55:149-161.
  6. Carlson, T. E., Heirman, W., and Eeckhout, L. (2011). Sniper: exploring the level of abstraction for scalable and accurate parallel multi-core simulation. In Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, SC 7811, pages 52:1-52:12, New York, NY, USA. ACM.
  7. Corporation, D. E. (1992). Alpha Architecture Handbook.
  8. Eeckhout, L., Nussbaum, S., Smith, J. E., and Bosschere, K. D. (2003). Statistical simulation: Adding efficiency to the computer designer's toolbox. IEEE Micro, 23:26-38.
  9. Erbas, C., Pimentel, A. D., Thompson, M., and Polstra, S. (2007). A framework for system-level modeling and simulation of embedded systems architectures. EURASIP J. Embedded Syst., 2007:2-2.
  10. Giusto, P., Martin, G., and Harcourt, E. (2001). Reliable estimation of execution time of embedded software. In Proceedings of the conference on Design, automation and test in Europe, DATE 7801, pages 580-589, Piscataway, NJ, USA. IEEE Press.
  11. Jesshope, C. (2008). A model for the design and programming of multi-cores. Advances in Parallel Computing, High Performance Computing and Grids in Action(16):37-55.
  12. Jesshope, C., Lankamp, M., and Zhang, L. (2009). The implementation of an svp many-core processor and the evaluation of its memory architecture. SIGARCH Comput. Archit. News, 37:38-45.
  13. Jesshope, C. R. (2004). Microgrids - the exploitation of massive on-chip concurrency. In Grandinetti, L., editor, High Performance Computing Workshop, volume 14 of Advances in Parallel Computing, pages 203-223. Elsevier.
  14. Lankamp, M., Poss, R., Yang, Q., Fu, J., Uddin, I., and Jesshope, C. R. (2013). MGSim - Simulation tools for multi-core processor architectures. Technical Report arXiv:1302.1390v1 [cs.AR], University of Amsterdam.
  15. Poss, R. (2012). SL-a “quick and dirty” but working intermediate language for SVP systems. Technical Report arXiv:1208.4572v1 [cs.PL], University of Amsterdam.
  16. Uddin, I. (2013). Microgrid - The microthreaded many-core architecture. Technical report, University of Amsterdam. arXiv Technical report.
  17. Uddin, I., Jesshope, C. R., van Tol, M. W., and Poss, R. (2012). Collecting signatures to model latency tolerance in high-level simulations of microthreaded cores. In Proceedings of the 2012 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools, RAPIDO 7812, pages 1-8, New York, NY, USA. ACM.
  18. Uddin, I., van Tol, M. W., and Jesshope, C. R. (2011). Highlevel simulation of SVP many-core systems. Parallel Processing Letters, 21(4):413-438.
Download


Paper Citation


in Harvard Style

Uddin I., Poss R. and Jesshope C. (2014). Signature-based High-level Simulation of Microthreaded Many-core Architectures . In Proceedings of the 4th International Conference on Simulation and Modeling Methodologies, Technologies and Applications - Volume 1: SIMULTECH, ISBN 978-989-758-038-3, pages 509-516. DOI: 10.5220/0004982405090516


in Bibtex Style

@conference{simultech14,
author={Irfan Uddin and Raphael Poss and Chris Jesshope},
title={Signature-based High-level Simulation of Microthreaded Many-core Architectures},
booktitle={Proceedings of the 4th International Conference on Simulation and Modeling Methodologies, Technologies and Applications - Volume 1: SIMULTECH,},
year={2014},
pages={509-516},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0004982405090516},
isbn={978-989-758-038-3},
}


in EndNote Style

TY - CONF
JO - Proceedings of the 4th International Conference on Simulation and Modeling Methodologies, Technologies and Applications - Volume 1: SIMULTECH,
TI - Signature-based High-level Simulation of Microthreaded Many-core Architectures
SN - 978-989-758-038-3
AU - Uddin I.
AU - Poss R.
AU - Jesshope C.
PY - 2014
SP - 509
EP - 516
DO - 10.5220/0004982405090516