Automatic Testbench Generation for Simulation-based Verification of Safety-critical Systems in UML

Ralph Weissnegger, Markus Pistauer, Christian Kreiner, Markus Schuß, Kay Römer, Christian Steger

Abstract

The increasing amount of new assistance features in today’s vehicles to ensure safe and reliable operations, imply increasingly complex systems. Since millions of test kilometers have to be driven to ensure a reliable system, simulation-based verification is becoming more important to reduce costs and time-to-market. Furthermore requirements, design and verification have to follow the stringent specifications from standards such as ISO26262 for functional safety. To overcome the complexity issues of safety-critical systems, a modelbased approach helps to unites all stakeholder, and helps non safety specialists to understand problems in the design. In this paper, we present a novel methodology to automatically generate testbenches for simulation based verification from a first safety analysis. Through early simulation with constraint random stimuli and parameters we are able to derive further requirements for real-time applications. Furthermore, these testbenches can be used through the whole safety-lifecycle. Our approach allows a tight and seamless integration of requirements, design and verification into the safety-lifecycle of ISO26262.

References

  1. Accellera (2015). Universal Verification Methodology (UVM) 1.2 User's Guide. Technical report, Accellera.
  2. Catrene (2016). OpenES CATRENE Project: CA703.
  3. ETAS (2014). ETAS Embedded Systems Consulting: Electronic Control Unit ( ECU ) - Webinar Basics of Automotive ECU. pages 1-30.
  4. ISO (2011). Functional Safety ISO26262 - Part 4: Product development at the system level. 2011:1-35.
  5. Kim, H., Wong, W. E., Debroy, V., and Bae, D. (2010). Bridging the Gap between Fault Trees and UML State Machine Diagrams for Safety Analysis. 2010 Asia Pacific Software Engineering Conference , pages 196- 205.
  6. Kirchsteiger, C. M., Grinschgl, J., Trummer, C., Steger, C., Weiß, R., and Pistauer, M. (2008). Automatic test generation from semi-formal specifications for functional verification of system-on-chip designs.2008 IEEE International Systems Conference Proceedings, SysCon 2008, pages 421-428.
  7. Kitchen, N. and Kuehlmann, A. (2007). Stimulus Generation for Constrained Random Simulation. In Proceedings of the 2007 IEEE/ACM International Conference on Computer- aided Design, pages 258-265, Piscataway, NJ, USA.
  8. Mader, R., Armengaud, E., Leitner, A., Kreiner, C., Bourrouilh, Q., Grießnig, G., Steger, C., and Weiß, R. (2011). Computer Safety, Reliability, and Security: 30th International Conference,SAFECOMP 2011, Naples, Italy, September 19-22, 2011. Proceedings. chapter Computer-A, pages 113-127. Springer Berlin Heidelberg, Berlin, Heidelberg.
  9. Mhenni, F. and Nguyen, N. (2014). Automatic Fault Tree Generation From SysML System Models. 2014 IEEE/ASME International Conference on Advanced Intelligent Mechatronics (AIM), Besancon, France.
  10. OMG (2016). UML Profile for MARTE: Modeling and Analysis of Real-Time Embedded Systems. Technical report, Object Management Group.
  11. Weissnegger, R., Kreiner, C., Pistauer, M., Römer, K., and Steger, C. (2015). A Novel Design Method for Automotive Safety-Critical Systems based on UML/MARTE. In Proceedings of the 2015 Forum on specification & Design Languages , pages 177-184, Barcelona, Spain.
  12. Weissnegger, R., Schuss, M., Kreiner, C., Pistauer, M., Römer, K., and Steger, C. (2016). Simulation-based Verification of Automotive Safety-critical Systems Based on EAST-ADL. Procedia Computer Science, 83:245-252.
Download


Paper Citation


in Harvard Style

Weissnegger R., Pistauer M., Kreiner C., Schuß M., Römer K. and Steger C. (2016). Automatic Testbench Generation for Simulation-based Verification of Safety-critical Systems in UML . In Proceedings of the 6th International Joint Conference on Pervasive and Embedded Computing and Communication Systems - Volume 1: PEC, (PECCS 2016) ISBN 978-989-758-195-3, pages 70-75. DOI: 10.5220/0005997700700075


in Bibtex Style

@conference{pec16,
author={Ralph Weissnegger and Markus Pistauer and Christian Kreiner and Markus Schuß and Kay Römer and Christian Steger},
title={Automatic Testbench Generation for Simulation-based Verification of Safety-critical Systems in UML},
booktitle={Proceedings of the 6th International Joint Conference on Pervasive and Embedded Computing and Communication Systems - Volume 1: PEC, (PECCS 2016)},
year={2016},
pages={70-75},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0005997700700075},
isbn={978-989-758-195-3},
}


in EndNote Style

TY - CONF
JO - Proceedings of the 6th International Joint Conference on Pervasive and Embedded Computing and Communication Systems - Volume 1: PEC, (PECCS 2016)
TI - Automatic Testbench Generation for Simulation-based Verification of Safety-critical Systems in UML
SN - 978-989-758-195-3
AU - Weissnegger R.
AU - Pistauer M.
AU - Kreiner C.
AU - Schuß M.
AU - Römer K.
AU - Steger C.
PY - 2016
SP - 70
EP - 75
DO - 10.5220/0005997700700075