FPGA Implementation of HS1-SIV

Gerben Geltink, Sergei Volokitin

Abstract

This work describes a hardware implementation of HS1-SIV with regular cipher parameter settings for the second round of the CAESAR competition. The implementation encompasses both the HS1-SIV hardware implementation, which is conforming to the specifications of the authenticated cipher, as well as a hardware API. The implemented API is conforming to the specifications of the GMU Hardware API for authenticated ciphers. On the target device Xilinx Virtex-7, using Xilinx XST High Level Synthesis, we achieved a throughput of 122.20 Mbit/s and an area of 103,214 LUTs with the data length of the message and the associated data set at 64 bytes and the data length of the key set at 32 bytes. Our performance results suggest that the area overhead of the API is between 8% (8-byte data length) and 15% (2048-byte data length) in comparison the the cipher-core.

References

  1. At, N., Beuchat, J.-L., Okamoto, E., San, I., and Yamazaki, T. (2014). Compact Hardware Implementations of ChaCha, BLAKE, Threefish, and Skein on FPGA. Circuits and Systems I: Regular Papers, IEEE Transactions on, 61(2):485-498.
  2. Babbage, S., Canniere, C., Canteaut, A., Cid, C., Gilbert, H., Johansson, T., Parker, M., Preneel, B., Rijmen, V., and Robshaw, M. (2008). The eSTREAM portfolio. eSTREAM, ECRYPT Stream Cipher Project.
  3. Bernstein, D. J. (2008). ChaCha, a variant of Salsa20. In Workshop Record of SASC: The State of the Art of Stream Ciphers, volume 8.
  4. Bernstein, D. J. (2016). CAESAR: Competition for Authenticated Encryption: Security, Applicability, and Robustness. http://competitions.cr.yp.to/caesar.html.
  5. Bertoni, G., Daemen, J., Peeters, M., and Van Assche, G. (2011). The keccak sha-3 submission. Submission to NIST (Round 3), 6(7):16.
  6. Biryukov, A., Dinu, D.-D., and Khovratovich, D. (2015). Argon and Argon2.
  7. Cryptographic Engineering Research Group (CERG) at GMU (2016). ATHENa Database of Results. https://cryptography.gmu.edu/athenadb/fpga auth cip her/rankings view.
  8. Daemen, J. and Rijmen, V. (1999). AES proposal: Rijndael.
  9. Homsirikamol, E., Diehl, W., Ferozpuri, A., Farahmand, F., Sharif, M. U., and Gaj, K. (2015). GMU Hardware API for Authenticated Ciphers. Cryptology ePrint Archive, Report 2015/669. http://eprint.iacr.org/.
  10. Kotegawa, M., Iwai, K., Tanaka, H., and Kurokawa, T. (2016). Optimization of hardware implementations with high-level synthesis of authenticated encryption. Bulletin of Networking, Computing, Systems, and Software, 5(1):26-33.
  11. Krovetz, T. (2014). HS1-SIV (v2). CAESAR 2nd Round, competitions.cr.yp.to/round2/hs1sivv2.pdf.
  12. Morawiecki, P., Gaj, K., Homsirikamol, E., Matusiewicz, K., Pieprzyk, J., Rogawski, M., Srebrny, M., and W ójcik, M. (2014). Icepole: high-speed, hardwareoriented authenticated encryption. In Cryptographic Hardware and Embedded Systems-CHES 2014 , pages 392-413. Springer.
  13. Nir, Y. and Langley, A. (2015). ChaCha20 and Poly1305 for IETF Protocols. Technical report, RFC 7539, DOI 10.17487/RFC7539, May 2015, http://www. rfceditor. org/info/rfc7539.
  14. Rogaway, P. and Shrimpton, T. (2007). Deterministic Authenticated-Encryption A Provable-Security Treatment of the Key-Wrap Problem.
Download


Paper Citation


in Harvard Style

Geltink G. and Volokitin S. (2016). FPGA Implementation of HS1-SIV . In Proceedings of the 13th International Joint Conference on e-Business and Telecommunications - Volume 4: SECRYPT, (ICETE 2016) ISBN 978-989-758-196-0, pages 41-48. DOI: 10.5220/0005950100410048


in Bibtex Style

@conference{secrypt16,
author={Gerben Geltink and Sergei Volokitin},
title={FPGA Implementation of HS1-SIV},
booktitle={Proceedings of the 13th International Joint Conference on e-Business and Telecommunications - Volume 4: SECRYPT, (ICETE 2016)},
year={2016},
pages={41-48},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0005950100410048},
isbn={978-989-758-196-0},
}


in EndNote Style

TY - CONF
JO - Proceedings of the 13th International Joint Conference on e-Business and Telecommunications - Volume 4: SECRYPT, (ICETE 2016)
TI - FPGA Implementation of HS1-SIV
SN - 978-989-758-196-0
AU - Geltink G.
AU - Volokitin S.
PY - 2016
SP - 41
EP - 48
DO - 10.5220/0005950100410048