NEUROFUZZY MIN-MAX NETWORKS IMPLEMENTATION ON FPGA

Alessandro Cinti, Antonello Rizzi

Abstract

Many industrial applications concerning pattern recognition techniques often demand to develop suited low cost embedded systems in charge of performing complex classification tasks in real time. To this aim it is possible to rely on FPGA for designing effective and low cost solutions. Among neurofuzzy classification models, Min-Max networks constitutes an interesting tool, especially when trained by constructive, robust and automatic algorithms, such as ARC and PARC. In this paper we propose a parallel implementation of a Min-Max classifier on FPGA, designed in order to find the best compromise between model latency and resources needed on the FPGA. We show that by rearranging the equations defining the adopted membership function for the hidden layer neurons, it is possible to substantially reduce the number of logic elements needed, without increasing the model latency, i.e. without any need to lower the classifier working frequency.

References

  1. Jingyan Xue, Laijun Sun, Mingliang Liu, Changming Qiao, Guangzhong Ye, 2009, “Research on high-speed fuzzy reasoning with FPGA for fault diagnosis expert system” International Conference on Mechatronics and Automation ICMA.
  2. Uppalapati, S., Kaur, D., 2009, “Design and Implementation of a Mamdani fuzzy inference system on an FPGA” Fuzzy Information Processing Society, NAFIPS.
  3. Oliveira, D. N., de Lima Henn, G. A., da Mota Almeida, O., 2010, “Design and implementation of a Mamdani Fuzzy Inference System on an FPGA using VHDL”, Fuzzy Information Processing Society NAFIPS.
  4. Wan-De Wenig, Rui-Chang Lin, 2007, “An FPGA-Based Neural Network Digital Channel Equalizer”, International Conference on Machine Learning and Cybernetics, Vol. 4, pp. 1903 - 1908.
  5. Liang, Y, Fan, S. Q., Jin, D. M., 2006, The Hardware Implementation of A Multi-resolution Combined Fuzzy Min-Max Classifier Chip, ICICIC 7806, First International Conference on Innovative Computing, Information and Control, Vol. 2, pp. 30 - 33.
  6. Rizzi A., Panella M., Frattale Mascioli F. M., 2002, “Adaptive Resolution Min-Max Classifiers”, IEEE Transactions on Neural Networks, Vol. 13, No. 2, pp. 402 - 414.
  7. Rizzi, A., Buccino, N. M., Panella M., Uncini, A., 2008 “Genre Classification of Compressed Audio Data”, International Workshop on Multimedia Signal Processing.
  8. Rizzi, A., Frattale Mascioli, F. M., Baldini, F., Mazzetti, C., Bartnikas, R., 2009, “Genetic Optimization of a PD Diagnostic System for Cable Accessories”, IEEE Transactions on Power Delivery.
  9. Del Vescovo, G., Paschero, M., Rizzi, A., Di Salvo, R., Frattale Mascioli, F. M., 2010, “Multi-fault diagnosis of rolling-element bearings in electric machines”, XIX International Conference on Electrical Machines.
Download


Paper Citation


in Harvard Style

Cinti A. and Rizzi A. (2011). NEUROFUZZY MIN-MAX NETWORKS IMPLEMENTATION ON FPGA . In Proceedings of the International Conference on Neural Computation Theory and Applications - Volume 1: NCTA, (IJCCI 2011) ISBN 978-989-8425-84-3, pages 51-57. DOI: 10.5220/0003680700510057


in Bibtex Style

@conference{ncta11,
author={Alessandro Cinti and Antonello Rizzi},
title={NEUROFUZZY MIN-MAX NETWORKS IMPLEMENTATION ON FPGA},
booktitle={Proceedings of the International Conference on Neural Computation Theory and Applications - Volume 1: NCTA, (IJCCI 2011)},
year={2011},
pages={51-57},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0003680700510057},
isbn={978-989-8425-84-3},
}


in EndNote Style

TY - CONF
JO - Proceedings of the International Conference on Neural Computation Theory and Applications - Volume 1: NCTA, (IJCCI 2011)
TI - NEUROFUZZY MIN-MAX NETWORKS IMPLEMENTATION ON FPGA
SN - 978-989-8425-84-3
AU - Cinti A.
AU - Rizzi A.
PY - 2011
SP - 51
EP - 57
DO - 10.5220/0003680700510057