AN EFFICIENT ROUTER ARCHITECTURE FOR NETWORK ON CHIP

A. Shahrabi, A. Ahmadinia

Abstract

Efficient buffer management is not only instrumental in the overall performance of the on-chip networks but also greatly affects the network energy consumption. In fact, any improvement or deterioration of network performance and energy budget is the net result of increasing buffer utilisation (storing blocked flits) and reducing buffer utilisation (delivering buffered flits). In order to improve the network performance and efficiently utilising the available routers buffer space in NoCs, a new router architecture, called Pool-Buffering (PB), is proposed in this paper. By exploiting a flexible ring buffer structure, the buffer space of the proposed architecture is shared amongst all input channels; allocating more buffer to the busy input channels and less to the idle ones. Implementation results show up to 50% in reducing power consumption when compared to a traditional router. Moreover, our extensive simulation study shows that the proposed router architecture enhances the network performance by increasing the acceptance traffic rate and decreasing the average message latency.

References

  1. W. J. Dally and B. Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks," in Proceedings of the Design Automation Conference (DAC), 2001.
  2. P. Guerrier and A. Greiner, "A generic architecture for onchip packet-switched interconnections," in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE), pp. 250- 256, 2000.
  3. A. Hemani, A. Jantsch, S. Kumar, A. Postula, J. Öberg, M. Millberg, and D. Lindqvist, “Network on a Chip: An architecture for billion transistor era”, Proceeding of the IEEE NorChip Conference, 2000.
  4. L. Benini and G. D. Micheli. Networks on Chip: A New SoC Paradigm. IEEE Computer, 35(1):70-78, 2002.
  5. C. Bobda, A. Ahmadinia, M. Majer, J. Teich, S. Fekete, and J. Van der Veen. DyNoC: A Dynamic Infrastructure for Communication in Dynamically Reconfigurable Devices. In Field-Programmable Logic and Applications, International Conference, pages 153-158, 2005.
  6. C. Xuning and L. S. Peh, "Leakage power modeling and optimization in interconnection networks," in Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED), pp. 90-95, 2003.
  7. H. Jingcao and R. Marculescu, "Application-specific buffer space allocation for networks-on-chip router design," in Proceedings of the IEEE/ACM International Conference on Computer Aided Design (ICCAD), pp. 354-361, 2004.
  8. C. Bobda and A. Ahmadinia, Dynamic interconnection of reconfigurable modules on reconfigurable devices, Design and Test of Computers IEEE 22 (5) (2005), pp. 443-451.
  9. J. H. Bahn, S. E. Lee, and N. Bagherzadeh, "Design of a router for network-on-chip," International Journal of High Performance Systems Architecture 2007 - Vol. 1, No.2 pp. 98 - 105.
  10. M. Kreutz, A. Cesar, M. Luigi, C. Flavio, W. Altamiro and A. Susin, “Design space exploration comparing homogeneous and heterogeneous network-on-chip architectures”, Proc. of Symposium on Integrated Circuits and System Design, 2005, pp. 190-195.
  11. S. Lee, N. Bagherzadeh, "Increasing the Throughput of an Adaptive Router in Network-on-Chip (NoC), " in the Proc. of Int'l Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), Oct. 2006.
  12. B. Ahmad, A. Ahmadinia, and T. Arslan. Dynamically Reconfigurable NoC with Bus Based Interface for Ease of Integration and Reduced Design Time. In Proc. of NASA/ESA Conference on Adaptive Hardware and Systems. pp. 309-314, June 22-25, 2008.
  13. M. A. Al Faruque, T. Ebi, J. Henkel: "ROAdNoC: Runtime Observability for an Adaptive Network on Chip Architecture", in Int'l Conference on ComputerAided Design. ICCAD 2008. 543-548.
  14. D. Matos, C. Concatto, A. Kologeski, L. Carro, F. Kastensmidt, A. Susin, and M. Kreutz. Adaptive router architecture based on traffic behavior observability. In Proc.s of intl. Workshop on Network on Chip Architectures, New York, December 2009.
Download


Paper Citation


in Harvard Style

Shahrabi A. and Ahmadinia A. (2011). AN EFFICIENT ROUTER ARCHITECTURE FOR NETWORK ON CHIP . In Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems - Volume 1: PECCS, ISBN 978-989-8425-48-5, pages 405-412. DOI: 10.5220/0003371604050412


in Bibtex Style

@conference{peccs11,
author={A. Shahrabi and A. Ahmadinia},
title={AN EFFICIENT ROUTER ARCHITECTURE FOR NETWORK ON CHIP},
booktitle={Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems - Volume 1: PECCS,},
year={2011},
pages={405-412},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0003371604050412},
isbn={978-989-8425-48-5},
}


in EndNote Style

TY - CONF
JO - Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems - Volume 1: PECCS,
TI - AN EFFICIENT ROUTER ARCHITECTURE FOR NETWORK ON CHIP
SN - 978-989-8425-48-5
AU - Shahrabi A.
AU - Ahmadinia A.
PY - 2011
SP - 405
EP - 412
DO - 10.5220/0003371604050412