IMPROVING THE PERFORMANCE OF RTOS USING MULTIPLE REGISTER FILES ARCHITECTURE

Jong-Woong Kim, Soo-Hyun Kwon, Kab-Su Han, Jeong-Hoon Cho

Abstract

In recent years, real-time operating systems (RTOS) have been becoming more and more important in embedded systems because of increasing the number of task with complex functions and the need of faster response time. Faster response time is strongly related to the task context switch time and especially task context switch time is the most important factor to determine the performance of RTOS. Most embedded systems are suffering from processing it. In this paper, we present the technique to improve the performance of RTOS by reducing the task context switch overhead. To achieve this goal, we suggest multiple register files architecture and a task to register file mapping algorithm based on rate monotonic (RM) scheduling algorithm for efficiently using our new architecture. Also we show the experimental results to improving our technique using ATmega103 implementation in FPGA. As a result we can decrease the task context switch overhead up to 23% depend on the number of register files even though there are some area overheads by increasing the number of register files.

References

  1. John A. Stankovic. R. Rajkumar, 2004. The book, Kluwer Academic Publishers. "Real-Time Operating System," Real-Time Systems.
  2. Philip A. Laplante, 1996. The book, Real-Time systems Design and Analysis: An Engineer 78 s Handbook, Second Edition.
  3. Hassan Gomaa, 2000. Designing Concurrent, Distributed, and Real-Time Applications with UML.
  4. Dan Tsafrir, 2007. "The context-switch overhead inflicted by hardware interrupts (and the enigma of do-nothing loops)," Experimental computer science on Experimental computer science.
  5. David B. Stewart and Michael Barr, 2002. Paper. Introduction to Rate Monotonic Scheduling, Embedded Systems Programming.
  6. J. S. Snyder, D. B. Whalley, and T. P. Baker, 1995. Paper. Fast context swtiches: Compiler and architectural support for preemptive scheduling. Microprocessors and Microsystems.
  7. X. Zhou and P. Petrov, 2006. Paper. Rapid and low-cost context-switch through embedded processor customization for real-time and control applications. Proceedings of the 43rd annual Conference on Design Automation.
  8. R. Alverson, D. Callahan, D. Cummings, B. koblenz, A. Porterfield, and B. Smith, 1990. Paper. The Tera computer system. Proceedings of the 1990 International Conference on Supercomputing,
  9. M. Adiletta, M. Rosenbluth, D. Bernstein, G. Wolrich, and H. Wilkinson. 2002. Paper. The next generation of intel ixp network processors. Intel Technology Journal.
  10. P. Kongetira, K. Aingaran, and K. Olukotun, 2005. Paper. Niagara: A 32-way multithreaded sparc processor. Micro, IEEE.
  11. P. R. Nuth and W. J. Dally, 1995. Paper. The named-state register file: Implementation and performance. IN Proc. 1st Intl Symp. on High-Performance Computer Architecture HPCA.
  12. Jean J Labrosse, 1998. The book., R&D Books [M]. uC/OS-II: The Real-Time Kernel.
Download


Paper Citation


in Harvard Style

Kim J., Kwon S., Han K. and Cho J. (2011). IMPROVING THE PERFORMANCE OF RTOS USING MULTIPLE REGISTER FILES ARCHITECTURE . In Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems - Volume 1: PECCS, ISBN 978-989-8425-48-5, pages 451-455. DOI: 10.5220/0003365304510455


in Bibtex Style

@conference{peccs11,
author={Jong-Woong Kim and Soo-Hyun Kwon and Kab-Su Han and Jeong-Hoon Cho},
title={IMPROVING THE PERFORMANCE OF RTOS USING MULTIPLE REGISTER FILES ARCHITECTURE},
booktitle={Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems - Volume 1: PECCS,},
year={2011},
pages={451-455},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0003365304510455},
isbn={978-989-8425-48-5},
}


in EndNote Style

TY - CONF
JO - Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems - Volume 1: PECCS,
TI - IMPROVING THE PERFORMANCE OF RTOS USING MULTIPLE REGISTER FILES ARCHITECTURE
SN - 978-989-8425-48-5
AU - Kim J.
AU - Kwon S.
AU - Han K.
AU - Cho J.
PY - 2011
SP - 451
EP - 455
DO - 10.5220/0003365304510455