PLACEMENT OF HARDWARE TASKS ON FPGA USING THE BEES ALGORITHM

Bassem Ouni, Ikbel Belaid, Fabrice Muller, Maher Benjemaa

Abstract

The dynamic and partial reconfiguration in FPGA with heterogeneous resources is a challenge for the next years. It allows reconfiguring a specific hardware zone in FPGA while maintaining the activity of the remaining circuit’s part. This paper introduces a new approach about how to solve the problem of placement of the hardware tasks on the recent reconfigurable technology using the honey Bees Algorithm. This approach aims at performing a good placement by maximizing the efficiency of the used resources and reducing the task’s reconfiguration overheads. Experimental results show that the proposed method can perform a good placement of hardware tasks on the device by optimizing significantly the parameters of the cost function in terms of resources and execution time.

References

  1. Ahmadinia, A., Bobda, C., Bednara, M., and Teich, J. (2004). A new approach for on-line placement on reconfigurable devices. International Parallel and Distributed Processing Symposium (IPDPS), Santa Fe, NM, U.S.A., page 134.
  2. Bazargan, K., Kastner, R., and Sarrafzadeh, M. (2000). Fast template placement for reconfigurable computing systems. IEEE Design and Test, Special Issue on Reconfigurable Computing, pages 68-83.
  3. Danne, K. and Stuehmeier, S. (2005). Off-line placement of tasks onto reconfigurable hardware considering geometrical task variants. IFIP conference.
  4. FOSFOR (2010). Fosfor project, http://www.polytech.unice.fr/ fmuller/fosfor.
  5. Handa, M. and Vemuri, R. (2004). An efficient algorithm for finding empty space for online fpga placement. Design Automation Conference (DAC), San Diego, California, USA, pages 960-965.
  6. Marconi, T., Lu, Y., Bertels, K., and Gaydadjiev, G. (2008). Task placement algorithm for partial reconfigurable systems. Design Automation Test Europe (DATE), Munich, Germany, pages 1346-1351.
  7. Pham, D. and Ghanbarzadeh, A. (2007). Multi-objective optimisation using the bees algorithm. Proceedings of IPROMS, Cardiff, UK.
  8. Pham, D., Ghanbarzadeh, A., Koc, E., Otri, S., Rahim, S., and Zaidi, M. (2006). The bees algorithm - a novel tool for complex optimisation problems. Proceedings of IPROMS, Cardiff, UK.
  9. Pham, D., Haj Darwish, A., Eldukhri, E., and Otri, S. (2007a). Using the bees algorithm to tune a fuzzy logic controller for a robot gymnast. Proceedings of IPROMS, Cardiff, UK.
  10. Pham, D. T., Afify, A., and Koc, E. (2007b). Manufacturing cell formation using the bees algorithm. IPROMS conference.
  11. Xilinx (2009). Xilinx, 2009. virtex-5 fpga configuration user guide. Technical report.
Download


Paper Citation


in Harvard Style

Ouni B., Belaid I., Muller F. and Benjemaa M. (2011). PLACEMENT OF HARDWARE TASKS ON FPGA USING THE BEES ALGORITHM . In Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems - Volume 1: PECCS, ISBN 978-989-8425-48-5, pages 498-505. DOI: 10.5220/0003361804980505


in Bibtex Style

@conference{peccs11,
author={Bassem Ouni and Ikbel Belaid and Fabrice Muller and Maher Benjemaa},
title={PLACEMENT OF HARDWARE TASKS ON FPGA USING THE BEES ALGORITHM},
booktitle={Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems - Volume 1: PECCS,},
year={2011},
pages={498-505},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0003361804980505},
isbn={978-989-8425-48-5},
}


in EndNote Style

TY - CONF
JO - Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems - Volume 1: PECCS,
TI - PLACEMENT OF HARDWARE TASKS ON FPGA USING THE BEES ALGORITHM
SN - 978-989-8425-48-5
AU - Ouni B.
AU - Belaid I.
AU - Muller F.
AU - Benjemaa M.
PY - 2011
SP - 498
EP - 505
DO - 10.5220/0003361804980505