FPGA-TARGETED HARDWARE IMPLEMENTATIONS OF K2

Shinsaku Kiyomoto; Toshiaki Tanaka; Kouichi Sakurai

Research.Publish.Connect.

Title:
ISBN:
Year:
Acronym:
Subject:

Advanced Search Proceedings Search

If you're looking for an exact phrase use quotation marks on text fields.

Title:
Author:
Affiliation:
Subject:

Advanced Search Papers Search

If you're looking for an exact phrase use quotation marks on text fields.

Name:
Affiliation:
Country:
Conference:
Subject:

Advanced Search Authors Search

If you're looking for an exact phrase use quotation marks on text fields.

Name:
Country:
Subject:

Advanced Search Affiliations Search

If you're looking for an exact phrase use quotation marks on text fields.

Proceedings

Proceedings Search

Title:
ISBN:
Year:
Acronym:
Subject:

Advanced Search Proceedings Search

If you're looking for an exact phrase use quotation marks on text fields.

Papers

Papers Search

Title:
Author:
Affiliation:
Subject:

Advanced Search Papers Search

If you're looking for an exact phrase use quotation marks on text fields.

Authors

Authors Search

Name:
Affiliation:
Country:
Conference:
Subject:

Advanced Search Authors Search

If you're looking for an exact phrase use quotation marks on text fields.

Advanced Search

Paper

FPGA-TARGETED HARDWARE IMPLEMENTATIONS OF K2

Topics: Coding Theory and Practice

In Proceedings of the International Conference on Security and Cryptography - Volume 0ICETE, 270-277, 2008 , Porto, Portugal

Authors: Shinsaku Kiyomoto ¹ ; Toshiaki Tanaka ¹ and Kouichi Sakurai ²

Affiliations: ¹ KDDI R & D Laboratories Inc., Japan ; ² Kyushu University, Japan

Keyword(s): Stream Cipher, K2, Pseudorandom Generator, Hardware Implementation, FPGA.

Related Ontology Subjects/Areas/Topics: Coding Theory and Practice ; Cryptographic Techniques and Key Management ; Information and Systems Security

Abstract: K2 is a new type of word oriented stream cipher that has dynamic feedback control. Existing research has shown that K2 v2.0 is a high performance stream cipher in software implementations and can be used in several applications. However, no evaluation results for its performance in hardware implementations have been published. In this paper, we presented two hardware implementations of K2 v2.0: a high speed implementation and a compact implementation. We then show the evaluation results on FPGA implementation simulations. The implementations of K2 demonstrated high efficiency compared with other stream ciphers, with K2 being 4-10 times higher than AES implementations. We think that the FPGA implementation of K2 is suitable for applications using high speed encryption/decryption.

CC BY-NC-ND 4.0

Guest: Register as new SciTePress user now for free.

SciTePress user: please login.

My Papers

You are not signed in, therefore limits apply to your IP address 3.16.76.43

In the current month:

Recent papers: 100 available of 100 total

2⁺ years older papers: 200 available of 200 total

Paper citation in several formats:

Kiyomoto, S.; Tanaka, T. and Sakurai, K. (2008). FPGA-TARGETED HARDWARE IMPLEMENTATIONS OF K2. In Proceedings of the International Conference on Security and Cryptography (ICETE 2008) - SECRYPT; ISBN 978-989-8111-59-3; ISSN 2184-3236, SciTePress, pages 270-277. DOI: 10.5220/0001917002700277

@conference{secrypt08,
author={Shinsaku Kiyomoto. and Toshiaki Tanaka. and Kouichi Sakurai.},
title={FPGA-TARGETED HARDWARE IMPLEMENTATIONS OF K2},
booktitle={Proceedings of the International Conference on Security and Cryptography (ICETE 2008) - SECRYPT},
year={2008},
pages={270-277},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0001917002700277},
isbn={978-989-8111-59-3},
issn={2184-3236},
}

TY - CONF

JO - Proceedings of the International Conference on Security and Cryptography (ICETE 2008) - SECRYPT
TI - FPGA-TARGETED HARDWARE IMPLEMENTATIONS OF K2
SN - 978-989-8111-59-3
IS - 2184-3236
AU - Kiyomoto, S.
AU - Tanaka, T.
AU - Sakurai, K.
PY - 2008
SP - 270
EP - 277
DO - 10.5220/0001917002700277
PB - SciTePress