Validation of Loop Parallelization and Loop Vectorization Transformations

Sudakshina Dutta, Dipankar Sarkar, Arvind Rawat and Kulwant Singh Indian Institute of Technology Kharagpur, Kharagpur, India

Keywords: Loop Parallelization, Loop Vectorization, Dependence Graph, Conflict Access, Validation.

Abstract: Loop parallelization and loop vectorization of array-intensive programs are two common transformations applied by parallelizing compilers to convert a sequential program into a parallel program. Validation of such transformations carried out by untrusted compilers are extremely useful. This paper proposes a novel algorithm for construction of the dependence graph of the generated parallel programs. The transformations are then validated by checking equivalence of the dependence graphs of the original sequential program and the parallel program using a standard and fairly general algorithm reported elsewhere in the literature. The above equivalence checker still works even when the above parallelizing transformations are preceded by various enabling transformations except for loop collapsing which changes the dimensions of the arrays. To address the issue, the present work expands the scope of the corresponding arrays in the sequential and the parallel programs. The augmented algorithm is able to validate a large class of static affine programs. The proposed methods are implemented and tested against a set of available benchmark programs which are parallelized by the polyhedral auto-parallelizer LooPo and the auto-vectorizer Scout. During experiments, a bug of the compiler LooPo on loop parallelization has been detected.

1 INTRODUCTION

Parallelization and vectorization of loops in a sequential program are two of the most important transformations performed by parallelizing compilers. There is a growing need to verify the correctness of the parallelizing transformations as they become more relevant in the prevalent high performance computing systems. In this paper, we propose a novel method to generate dependence graphs (DGs) that can be used to verify the equivalence of the original sequential program and the parallelized program. A DG captures data dependences among array elements in the program. Equivalence checking can be performed on the dependence graph abstractions of the sequential and the parallel programs.

A DG oriented equivalence checking mechanism for sequential programs reported in (Verdoolaege et al., 2012) is sophisticated enough to handle many loop transformations with recurrences. The method, however, cannot be applied for validating parallelizing transformations because their DG construction mechanism does not apply directly to the transformed parallel programs. In the present work, we propose a method of constructing DGs of loop parallelized or vectorized programs. Like the method described in (Verdoolaege et al., 2012), our method incorporates dependence analysis so that the pre-processing steps to convert an input sequential program and its loop-parallelized version to the dynamic single assignment (DSA) forms can be avoided; this is achieved using an independently devised data-flow analysis method similar to that proposed in (Collard and Griebl, 1997). In the example program of Fig. 1(a), loop skewing followed by loop interchange are applied to get the parallel program of Fig. 1(b) and the proposed method is able to construct DGs of this program where *wait* – *signal* synchronization statements are not present in the body of the parallel loop.

In our experimental results section, we have generated the parallel programs using the parallelizing compiler LooPo (Griebl and Lengauer, 1996) on the sequential programs available with the compiler and PolyBench (version 3.2) (Pouchet, 2012) benchmark programs. In the process of translation validation, we have detected a bug of the parallelizing compiler LooPo.

Vectorization is a compiler transformation that

Dutta, S., Sarkar, D., Rawat, A. and Singh, K.

In Proceedings of the 11th International Conference on Evaluation of Novel Software Approaches to Software Engineering (ENASE 2016), pages 195-202 ISBN: 978-989-758-189-2

Copyright © 2016 by SCITEPRESS - Science and Technology Publications, Lda. All rights reserved

Validation of Loop Parallelization and Loop Vectorization Transformations.

output $D[100]$ do $i = 1, n$ do $j = 1, n$ $s_1 : A[i][j] = 5$ end do end do	output $D[100]$ do $i = 1, n$ do $j = 1, n$ $s_1 : A[i][j] = 5$ end do end do			
$\begin{array}{l} \text{do} \; i=2,n-1 \\ \text{do} \; j=2,n-1 \\ s_2: A[i][j] = (A[i-1][j] \\ +A[i][j-1] + A[i+1][j] \\ +A[i][j+1]) \\ s_3: D[i][j] = A[i][j] \\ \text{end do} \end{array}$	$\begin{array}{l} \text{do } j = 4, n+n-2 \\ \text{parallel do } i = \max(2, j-n+1), \\ \text{min}(n-1, j-2), \\ \text{s}_2 : A[i][j-i] = (A[i-1][j-i] \\ +A[i][j-1-i] + A[i+1][j-i] \\ +A[i][j+1-i]) \\ \text{s}_3 : D[i][j-i] = A[i][j-i] \\ \text{end parallel do} \\ \text{end do} \end{array}$			
(a)	(b)			

Figure 1: (a) Source code, (b) Loop parallelized version of the source code where loop skewing followed by loop interchange transformations are applied prior to loop parallelization.

transforms loops to vector operations. We propose a method to construct the DG for a vectorized program. In this method, the vectorized code (e.g., Fig. 2(b)) is first converted to its loop parallelized version (e.g., Fig. 2(c)) and then its DG is constructed to establish equivalence with the sequential program (e.g., Fig. 2(a)). In the experimental result section we gen-

do $i = 1, N$		parallel do $i = 1, N$
s_1 : $A[i] = B[i]$	$s'_1: A[1:N] = B[1:N]$	$s_{1,1}'': Tmp1[i] = B[i]$
$s_2: C[i] = A[i] + B[i]$	$s'_2: E[1:N] = C[2:N+1]$	end parallel do
$s_3: E[i] = C[i+1]$	s'_3 : C[1:N] = A[1:N] + B[1:N]	parallel do $i = 1, N$
end do		$s_{1,2}'': A[i] = Tmp1[i]$
S	т	end parallel do parallel do $i = 1, N$
		$s_{2,1}'': Tmp2[i] = C[i+1]$
		end parallel do
		parallel do $i = 1, N$ $s_{2,2}'': E[i] = Tmp2[i]$
		end parallel do
		parallel do $i = 1, N$
		$s_{3,1}'': Tmp3[i] = A[i] + B[i]$
(a)	(b)	end parallel do parallel do $i = 1, N$
		$s_{3,2}'': C[i] = Tmp3[i]$ end parallel do
		Τ'
		(c)

Figure 2: (a) Sequential code snippet (S), (b) transformed vectorized code (T), (c) corresponding parallelized code (T').

erated vectorized programs using a configurable autovectorizer Scout(Krzikalla et al., 2011) which applies various enabling transformations such as, loop distribution, loop unrolling, loop collapsing, etc., before applying vectorization. Among the enabling transformations, loop collapsing cannot be handled by the existing equivalence checking method. Consider the example of Fig. 3. The dimensions of the output arrays of the source program *S* is 2 and the same for the loop parallelized version of the vectorized program *T'* is 1. Here the method of (Verdoolaege et al., 2012) used to establish equivalence fails. We resolve this with a

do $i = 1, 5$		parallel do $ij = 1,25$
do $j = 1, 5$		1 5 /
$s_1: A[i][j] = B[i][j]$	$s'_1: A[1:25] = B[1:25]$	$s_1'': A[ij] = B[ij] + C[ij]$
+C[i][j]	+C[1:25]	
end do		end parallel do
end do	-	
S	Т	T'
(a)	(b)	(c)
(u)		

Figure 3: (a) Sequential code snippet (*S*), (b) corresponding vectorized code after aplication of loop collapsing enabling transformation (*T*), (c) transformed loop parallelized code (T').

novel solution in section 4.1.7. The contributions of the paper are summarized as follows.

- DG construction methods for loop parallelized programs are proposed.
- DG construction methods for vectorized programs are proposed. In the first step, the vectorized program is transformed to loop parallelized program;
- The scope of the existing equivalence checking method has been broadened for validating loop collapsing followed by loop vectorization transformations.
- All of the above are experimentally supported in the current paper. During the experimental work, a bug of the parallelizing compiler LooPo has been detected.

The paper is organized as follows. Section 2 focuses on the related work and section 3 describes the class of programs that can be analyzed using our method. Section 4 describes the proposed method using formal model as well as illustrative examples. Section 5 presents the experimental results and we conclude in section 6.

2 RELATED WORK AND MOTIVATION

Three kinds of parallelisms namely, instruction-level, thread-level and process-level parallelisms are generally applied on sequential scalar-handling programs. The methods of (Karfa et al., 2008), (Kundu et al., 2010) can be applied for instruction-level parallelizing transormation and that of (Bandyopadhyay et al., 2012) for validating thread-level parallelization techniques. None of the above methods, however, applies to validation of array-intensive programs.

Loop parallelization and loop vectorization are two most commonly used parallelizing transformations applied primarily on array-intensive sequential programs as such programs handle more dataintensive computations than those carried out by scalar-handling programs. In loop parallelization transformations, which fall under thread-level parallelization techniques, the iterations of a loop are partitioned as threads which concurrently execute on a set of processors to achieve the data computation of the loop. To the best of our knowledge, the reported literature has not addressed the problem of validating parallelization or vectorization for array-handling programs. However, some methods for checking equivalence between two sequential array-handling programs are reported in (Shashidhar et al., 2005), (Verdoolaege et al., 2012); for all of them, the equivalence is checked using DG based abstractions of the programs.

The authors of (Krinke, 1998) describe threaded program dependence graphs (tPDGs) for representing control and data dependences for concurrent programs. The available literature (Collard and Griebl, 1997) provides a method for dataflow analysis of array-handling parallel programs. The current work uses a method similar to the method of dataflow analysis for array data structures of data-parallel programs to construct the DGs for loop parallelized programs. More precisely, the method of computing maxima i.e., finding the exact source of values for each uses of the program is independently devised (in the method of costruction of DG for a given CAG in section 4.1.5) and the proposed method is used to construct DGs for parallel programs.

3 CLASS OF INPUT PROGRAMS

The algorithm to generate a dependence graph handles programs with the following properties:

- 1. Subscripts in arrays and expressions in the bounds of *for*-loops are all piecewise affine in the iterator variables of the enclosing *for*-loop.
- 2. There are no pointer references in the program.
- 3. The control flow of the program does not depend on input data i.e., the program has static control flow. Alternatively, control dependencies have been converted to data dependencies (Allen et al., 1983).

It may be noted that none of the above properties are too restrictive but are common in the literature.

4 PROPOSED APPROACH

In general, two programs are said to be equivalent to each other if they generate the same outputs given the same inputs. To understand the method of construction of DGs for loop parallelized and vectorized programs, we will begin by looking into a brief overview of the vocabulary used in the remainder of the section followed by a detailed description of the proposed method of construction of DGs of loop parallelized and vectorized programs and enhancement of the equivalence checking method.

4.1 Definitions and Methods

4.1.1 Definition: Access and Access Instances

An access refers to read and write accesses of the statements present in the program. It depicts the type (i.e., read or write) of the access and the set of memory locations it refers to in the program. If the access α is a read access, then the set of write accesses which write on some or all of the memory locations as α are kept in a field called S_{α} . This field is later used for dataflow analysis. The accesses are instantiated by the surrounding loops in the program.

4.1.2 Definition: Conflict Access and Conflict Access Instance

Two accesses α_1 occurring in statement s_1 and α_2 occurring in statement s_2 are conflict accesses if the following three conditions hold simultaneously: (1) both accesses refer to the same array, (2) type of α_1 or α_2 or both are write accesses, and (3) they refer to all or some of the same memory locations. The conflict access instances corresponding to α_1 and α_2 are represented as $(\alpha_1(\tilde{i}), \alpha_2(\tilde{i'}))$, where both $\alpha_1(\tilde{i})$ and $\alpha_2(\tilde{i'})$ of $\tilde{i} - th$ and $\tilde{i'} - th$ iterations of the loops, respectively refer to the same array element(s).

4.1.3 Definition: Conflict Access Graph (CAG)

A conflict access graph or CAG of a program *P* is a directed graph $C_g = (A, E_C)$ where *A* is the set of vertices and E_C is the set of directed edges. The set *A* comprises the accesses in *P*. The edges in E_C associate the conflict accesses; their directions capture the dependence between them. In general, for a conflict access pair (α_1, α_2) , for some of their instances, the dependence may be from α_1 to α_2 and for the remaining instances, the dependence may be from α_2 to α_1 ; hence an instance-wise analysis is needed.

Two conflict accesses α_1 and α_2 belonging to the vertex set *A* are connected by an undirected edge if the order of execution is yet to be determined and connected by a directed edge $\langle \alpha_1(\bar{i}), \alpha_2(\bar{i'}) \rangle$ ($\langle \alpha_2(\bar{i'}), \alpha_1(\bar{i}) \rangle$ if $\alpha_1(\bar{i})$ ($\alpha_2(\bar{i'})$) executes after $\alpha_2(\bar{i'})$ ($\alpha_1(\bar{i})$).

Equivalently, an edge $\langle \alpha_1, \alpha_2 \rangle$ ($\langle \alpha_2, \alpha_1 \rangle$) is drawn and a mapping $M_{\langle \alpha_1, \alpha_2 \rangle}$ ($M_{\langle \alpha_2, \alpha_1 \rangle}$), defining the exact access instance-wise dependence of α_1 on α_2 (α_2 on α_1) is provided. E_C is the set of all such conflict edges in C_g . A conflict edge can be a RAW (read after write), WAR (write after read) or WAW (write after write) edge depending on the type of α_1 and α_2 .

Example 1. [Conflict Access] In statement s₂ of Fig. 1(a), let the two read accesses "A[i - 1][j]" and "A[i][i - 1]" be denoted as $\alpha_{2,1}$, $\alpha_{2,2}$, respectively (where the first suffix refers to the statement number and the second suffix refers to the two read accesses from left to right); the write access "A[i][j]" be denoted as $\alpha_{2,l}$ where the second suffix *l* stands for the left hand side (lhs) of the assignment operation '=' in the statement. The other accesses are similarly interpreted in Fig. 1(a). For example in Fig. 1(a), the access instances $\alpha_{2,l}(2,2)$, $\alpha_{2,1}(3,2)$ conflict as they access the same memory location A[2][2]. For all the conflict access instances $(\alpha_{2,l}(i-1,j), \alpha_{2,1}(i,j)),$ $3 \le i \le n-1, 2 \le j \le n-1$, of the members of the pair $(\alpha_{2,l}, \alpha_{2,1})$, since $\alpha_{2,1}(i, j) \succ \alpha_{2,l}(i-1, j)$, we say that there is a RAW dependence of $\alpha_{2,1}$ on $\alpha_{2,l}$ which is depicted by the edge $\langle \alpha_{2,1}(i,j), \alpha_{2,l}(i-1,j) \rangle, 3 \leq i \leq j$ $(n-1), 2 \leq j \leq (n-1)$. Similarly the dependences among the other conflict accesses of Fig. 1(b) are determined.

4.1.4 Definition: Dependence Graph (DG)

A dependence graph is a connected labeled directed graph $G = \langle V, E, I, V_o \rangle$ with vertices V and directed edges E, each $v \in V$ involves a single arithmetic operation f and each $e \in E$ captures the dependences from a vertex to another vertex (or more precisely, their operations). There is a set of vertices $V_o \subset V$ corresponding to an output arrays (or output operations) and a set $I \subset V$ of vertices corresponding to input arrays (or input operations).

A vertex v in V is represented by a 3-tuple $\langle l, f, D \rangle$, where f is the operation associated with v, l is the line number of the program where f occurs, and D is a set of integers depicting the iteration domain of l.

An edge *e* is represented by a 3-tuple $\langle s(e), t(e), M_e \rangle$, where s(e)(t(e)) is the source (target) vertex of *e*; the third member M_e is a mapping from some subset of elements of s(e) to that of t(e). It is to be noted that the DG only represents RAW dependences of operations.

Example 2. [DG of Programs in Fig. 3(a), Fig. 3(b)] Fig. 4(a) and Fig. 4(b) show the DGs corresponding to the programs in Fig. 3(a) and Fig. 3(c), respectively. In Fig. 4(a), v_1 represents the output vertex and v_3 , v_4 the input vertices. The vertex

 v_2 represents the addition operation performed in the statement s_1 and the domain D_{v_1} of v_1 is [1:5][1:5]. The edge $\langle v_1, v_2 \rangle$ represents the RAW dependence of the output array *A* on the statement s_1 .




Figure 4: (a) DG of the sequential program of Fig. 3(a), (b) DG of the vectorized program of Fig. 3(c).

4.1.5 Methods: DG Construction for Loop Parallelized Programs

The present section describes the DG construction method for loop parallelized programs.

High Level Method to Construct DG for a Given Parallel Program

The DG construction procedure for a parallel program P is outlined in Algorithm 1. It first obtains the CAG for P using the procedure *ConstructConflictAccessGraph*. In the next step, it is processed to obtain the DG by a call to *ConstructDGFromCAG*.

Algorithm 1: ConstructDGParallelProgram (P).					
Input: The parallel program P					
Output: The dependence graph for the program P					
1 Let <i>S</i> be the set of statements of <i>P</i> ; Let <i>Z</i> be the set of					
output array of <i>P</i> ;					
2 $\langle C_g, flag \rangle \leftarrow ConstructConflictAccessGraph(S);$					
<pre>3 if flag == "undirectedEdge" then</pre>					
4 report ("non-determinate program") and return ;					
5 else					

6 | ConstructDG (Z, S, C_g) ;

Method to Construct CAG for a Given Parallel Program

The method for construction of the CAG takes the set of statements of the sequential or parallel program as input and constructs the CAG containing all the accesses and the directed edges connecting the conflict accesses. For sequential programs and for the parallel programs, the direction of a conflict edge between two conflict accesses is determined by observing their execution order. **Method to Construct DG for a Given CAG**

For a sequential program, the order of every pair of conflict access instances can be determined and it is represented by directed conflict edges. If the conflict access instances are present in different parallel threads, then the order can only be determined in presence of *wait* – *signal* synchronization statements. In the present cotext, *wait* – *signal* statements are absent in the parallel program; hence, the order of execution of presence of conflict accesses in different threads (if any) cannot be determined and it is represented by undirected conflict edge depicting "non-determinate" program. The field flag in algorithm 1 indicates that.

The following rule is used to decide whether the two conflict accesses $\alpha_1(\bar{i})$ and $\alpha_2(\bar{i'})$ occur in parallel threads or not: suppose, $\alpha_1(\bar{i})$ and $\alpha_2(\bar{i'})$ are the conflict access instances of the transformed parallel program. Let $\bar{i} = (i_1, i_2, \dots, i_{k_1-1}, i_{k_1}, i_{k_1+1}, \dots, i_{k_2}, \dots, i_n)$ and $\bar{i'} = (i_1, i_2, \dots, i_{k_1-1}, i_{k_1} + m, i'_{k_1+1}, \dots, i'_{k_2}, \dots, i'_n)$; thus, k_1 is the outermost loop index where they differ. The accesses occur in the same therad if and only if the k_1 -loop is not parallelized.

Returning to Fig. 1(b), for example, consider the access instances of one of the four pairs $(\alpha_{2,l}(j,i), \alpha_{2,1}(j+1,i+1)), 4 \le j+1 \le n+n-2, max(2, j-n+1) \le i+1 \le min(n-1, j-2)$. The iterator vectors first differ in the outer loop iterator values and the outer loop is not parallelized. Hence, the conflict access instances are performed sequentially and the direction of the conflict edge is ascertained to be $\langle \alpha_{2,1}(j+1,i+1), \alpha_{2,l}(j,i) \rangle$. Similarly, the direction of the rest of the pairs, where $\alpha_{2,l}$ is one of the accesses, are ascertained.

If the parallel program is not a "non-determinate" program, then algorithm 1 proceeds to construct the DG. For each of the output arrays, a DG vertex v is installed first in the dependence graph. To construct the DG of the parallel program, three types of RAW dependence edges are installed - 1) output array vertex to the vertex depicting operation which computes the values of the array, 2) the vertex depicting operation to the vertex depicting input array if the array is one of the operands to the operation, 3) the vertex depicting operation to the vertex depicting the same or other operation which computes the values for the former. The first type of edges represent the dependence of the output array elements on the corresponding elements of the operations which compute the values of the array. The second type of edges represent the dependence of some operation on the corresponding elements of the input array. The last type of edges are borrowed from the CAG of the program. To do that, the S_{α} field of each of the read access α is sorted based on WAW conflict edges of the CAG; this is done to find the last write operation on the memory location referred in the corresponding read access. The edges are installed for each such read access occurring in an argument position of an operation to the vertex corresponding to the operation which is used to compute

the values of the last write access on the same memory location. This in short depicts our *dataflow analysis* technique used to construct the DGs.

4.1.6 Method: DG Construction for Vectorized Programs

The process of construction of the parallelized version T' from a vectorized code T is as follows. For every vector instruction s'_1 of T, a piece of loop parallelized code segment is generated in T'. More precisely, for a vector statement s'_1 in T, two statements $s''_{1,1}$ and $s_{1,2}^{\prime\prime}$, enclosed in two different *parallel do* loops, are generated in T'. If the write access of s'_1 in T is $a[l_{1',l}:h_{1',l}]$, say, then the iteration domains of both the *parallel do* loops are generated as $l_{1',l} \le i \le h_{1',l}$ where *i* is the iterator variable of the *parallel do* loop. The generated statement $s_{1,1}''$ is an assignment of the computation performed on the rhs of the statement s'_1 in T to the elements of a temporary array, Tmpsay, and the other statement $s_{1,2}''$ in T' is the assignment statement of the elements of the array Tmp to the corresponding elements of the array occurring in the lhs of s'_1 in T. Consider any read access $\alpha_{1',i}$ as $b[l_{1',j}:h_{1',j}]$ in the rhs of s'_1 ; then the corresponding access is assumed as $b[i+l_{1',j}-l_{1',l}]$ in $s_{1,1}''$, where *i* is the thread designators for both the parallel loops introduced in the parallelized version T' of the vectorized program T. The two statements of the generated loop parallelized code segment are executed in two different loops as all the computation in rhs of the vectorized statement are executed first and they are assigned to the vector register in parallel fashion in the next step as per semantics of vectorization.

Example 3. (contd). For example, statement s'_2 of Fig. 2(b) is converted to the statements $s''_{2,1}$ and $s''_{2,2}$ of Fig. 2(c). Here the iteration domains of both the *parallel do* loops are $[l_{1',l} = 1, h_{1',l} = N]$. The only read access on the rhs of s'_2 is transformed to $C[i + l_{1',1} - l_{1',l}]$ i.e., C[i + 1] of the statement $s''_{2,1}$ in T'.

4.1.7 Method: Vectorization in Presence of Enabling Transformations

Loop collapsing (Padua and Wolfe, 1986) is one of the enabling transformations which enables the process of parallelization; it transforms a two-nested loop into a single loop, which is used to increase the effective vector length for vector machines. For example, for validating vectorization transformation, the vectorized code T is converted to its loop parallelized version T' given in Fig.3. (Note that we have avoided the usage of temprary array while generating the loop parallelized version of Fig. 3(c) from the vectorized version Fig. 3(b) to avoid distraction from the main issue.) However, the existing equivalence checking technique fails right at the begining to establish equivalence between S and T' as the dimensionalities of two input arrays and those of two output arrays mismatch in S and T'.

4.1.8 Method: Overview of the Existing Equivalence Checking Method

The method of checking equivalence of (Verdoolaege et al., 2012) of two programs takes two DGs as inputs. It starts by pairing up the output array vertices of the two DGs and associating with the pair a goal R^{want} which asserts that each element of the output array is computed identically in both the programs. The process of establishing equivalence is carried out by a goal reduction process and it is captured by constructing a tree, called equivalence tree (ET). To start with, the root node r associates the only output nodes of the DGs with their entire domains captured in R_r^{want} . A node $n = \langle v_1, v_2 \rangle$ is made to have a child node $c = \langle v'_1, v_2 \rangle$ $|v_2'\rangle$ along the DG-edges $\langle v_1, v_1'\rangle$ and $\langle v_2, v_2'\rangle$; R_n^{want} is now propagated (reduced) to R_c^{want} which captures the equality of values of the instances of the functions associated with v'_1 and v'_2 ; the instances and the corresponding subdomains are derived using the mappings associated with the edges $\langle v_1, v'_1 \rangle$ and $\langle v_2, v'_2 \rangle$. If the child creation process leads to a leaf node l with R_l^{want} depicting the goal of proving the equalities of the corresponding elements of the input arrays, then the goal is ascertained to have been met by synthesizing another predicate R_l^{lost} as \emptyset . Non-empty R_c^{lost} have to be synthesized at a leaf node when the non-identical elements of the input arrays are referred. Non-empty R^{lost} predicates are then propagated back to the root capturing the parts of the output arrays for which the equality remains unproved.

Validation of Vectorization Preceded by Enabling Transformations

The following example underlines the fact that for validation of such transformations, the equivalence checking module requires as inputs the correspondence of the respective output array index spaces and that of the input array index spaces which are assumed to be equivalent in both the programs. For a given correspondence of the output array index spaces, if the given correspondence of the input array index spaces is entailed by the predicate R^{want} at the leaf nodes, then R^{lost} in these leaf nodes are not generated; Otherwise R^{lost} is generated.


Example 4. [Enhanced Equivalence Check for Loop Collapsing Followed by Vectorization Followed by Loop Parallelization]. In Fig. 4, the DGs corresponding to the sequential and the parallel programs of Fig. 3 are shown. The ET of the DGs is drawn in Fig. 5. Let the correspondence of the output arrays be provided to the equivalence checker as A[i][j] is equivalent to A[ij] where ij = (i-1)*5+j, $1 \le i \le 5$ and $1 \le j \le 5$; similarly, let the correspondence of the input arrays be provided to the equivalence checker as B[i][j] is equivalent to B[ij] where ij = (i-1)*5+j, $1 \le i \le 5$ and $1 \le j \le 5$. So the proof goal at the root node n_1 of the ET in Fig. 5 becomes $R_{n_1}^{want} = \{(i, j) \leftrightarrow ij \mid 1 \le i \le 5 \land 1 \le j \le 5$ $\land 1 \le ij \le 25 \land ij = (i-1)*5+j\}$, it is eventually reduced at n_3 to $R_{n_3}^{want} = \{(i, j) \leftrightarrow ij \mid 1 \le i \le 5 \land$ $1 \le j \le 5 \land 1 \le ij \le 25 \land ij = (i-1)*5+j\}$ which conforms with the correspondence of the input arrays provided as input to the equivalence checking module. Hence, $R_{n_3}^{host} = \emptyset$. Similar situation happens for ET-node n_4 also.

5 EXPERIMENTAL RESULTS

The DG construction method described in this paper has been implemented in C and run on a 1.80-GHz Intel[®] CoreTM i3 processor with 4-GB RAM for 5 benchmarks shown in Table 1.

The sequence of transformations applied for a specific benchmark is listed in the 3^{rd} column. The lines of codes in both source and transformed programs are provided in the 4th and 5th columns, respectively. The DG construction times of the source and the transformed programs (in seconds) are listed in the 6^{th} and the 7^{th} columns. The 8^{th} column records the time taken by the equivalence checking module reported in (Verdoolaege et al., 2012) when fed with the DGs of the source and the transformed programs produced by our modules. The first 2 benchmarks are taken from the benchmark suite available with a parallelizing compiler LooPo and they have been parallelized with this compiler. The last 3 benchmarks are taken from an available polyhedral benchmark suite Poly-Bench: they have been parallelized with the LooPo compiler.

In the 1st benchmark, as shown in Fig. 6, loop skewing, interchange and parallelization transformations have been applied on the source program to generate the transformed program. The source program computes $\sum_{i=0}^{n-1} B[i] + \sum_{i=0}^{n-2} \sum_{j=0}^{i+1} A[i][j] + \sum_{i=n-3}^{n-1} \sum_{j=0}^{n-1} A[i][j]$. In this example, the target code does not produce the same result as the source code. It may be noted that in both the source and the transformed programs, the output variable *TS*1 gets the same value as the variable *TS*. In the transformed code, if $(3 \le i \le n+2)$






Table 1: Experiments of Validation of Loop Parallelization preceded by Enabling Transformations. Col. 2 - Applied transformation for the test case (1 - loop parallelization, 2 - loop interchange, 3 - loop fusion, 4 - loop skewing).

Serial Number (1)	Cases (2)	Transformation Applied (3)	Lines of codes		DG Construction Time (Sec)		Equivalence Checking Time (Sec) (8)
			Src (4)	Trans (5)	Src (6)	Trans (7)	
1	adder	4, 3, 2, 1	13	20	0.221	0.255	0.004
2	matmul – imper	2,1	17	17	0.157	0.155	0.004
3	2mm	4, 3, 2, 1	17	14	0.234	0.221	0.004
4	atax	4, 2, 1	20	19	0.245	0.248	0.005
5	covariance	3, 1	30	24	0.286	0.297	0.008

input A[100][100], B[100] input A[100][100], B[100] output TS1 output TS1 do i = 0 $s_1 : PS[i] = B[i]$ do i = 0, n - 1 s₁ : PS[i] = B[i] $\begin{array}{l} \mbox{end } do \\ \mbox{do i = min(0, 3, n), max(n - 1, n + 2, 2^*n - 1)} \\ \mbox{parallel } do j = min(max(i - 2, 0), i - 3, i - n), \\ \mbox{max(n - 1, i - n, i - 3)} \\ \mbox{if}(0 \le i = n - 1 \mbox{and max(i - 2, 0)} \le j \le n - 1) \\ \mbox{j}_{i}: PS[j] = A[j][i] + PS[j] \\ \mbox{s}_{i}: PS[j] = A[j][i] + PS[j] \end{array}$ end do end do do i = 0, n - 1 do j = 0, min(n - 1, i+2) s_2 : PS[i] = PS[i] + A[i][j] end do s_3 : TS = TS + PS[i] end if $if(3 \le i \le 2 + n \text{ and } i - 3 == s_3: TS = PS[i - 3] + TS$ i) ther end do s₄: TS1 = TS end if if($n \le i \le 2*n - 1$ and j == i - n) then s_4 : TS = PS[i - n] + TS end if $\begin{array}{l} \mbox{if}(3\leq i\leq 2+n \mbox{ and }i-3==j) \mbox{ then }\\ \mbox{s}_{5}\colon TS=PS[i-3]+TS \end{array}$ end if end parallel do s_6 : TS1 = TS (a) (b)

Figure 6: (a) The source code adder.c, (b) The nonequivalent target code where loop skewing, interchange and parallelization are applied generated by LooPo.

and (i-3 == j) hold, then the variable *TS* is updated twice — first in statements s_3 and then in statement s_5 . Also, if $(3 \le i \le n+2)$ and $(n \le i \le 2n-1)$ hold, then *TS* can be updated in statements s_3 , s_4 and s_5 depending on the values of *j*. However, in the source code, for any values of *i*, *TS* can be updated only once. This bug is detected by the equivalence checker although the parallelizing compiler LooPo generated the parallel code without reporting any error.

Table 2 records the results obtained for vectorization

validation of 4 benchmarks and one example program borrowed from literature. The benchmark programs are vectorized by a configurable source-to-source auto - vectorization tool Scout. Scout provides the means to vectorize loops using SIMD instructions at source level. It uses a configuration file to define the target SIMD architecture and it contains essential information such as, vector size etc. We have used configuration files to define the vector instructions for Intel[®]AVX architecture.

The meanings of columns of table 2 are the same as the meanings of columns of table 1. The first 4 examples are taken from the benchmark suite available with the auto - vectorizing compiler Scout; they have been converted automatically into the corresponding parallelized versions using the method described in this work and the DGs are subsequently generated by the method proposed for loop parallelized programs. The 5th testcase has been taken from (Padua and Wolfe, 1986) and loop collapsing is applied manually to generate the transformed code.

6 CONCLUSION

In the present work, we have described a validation method for loop parallelization and loop vectorization which are the most commonly applicable par-

ſ	Serial Number (1)	Cases (2)	Transformation Applied (3)	Lines of codes		DG Construction Time (Sec)		Equivalence Checking Time (Sec) (8)
				Src (4)	Trans (5)	Src (6)	Trans (7)	
Γ	1	alias_regression_2	3, 1	15	22	0.223	0.245	0.004
	2	alias_regression	3,1	14	22	0.147	0.125	0.004
	3	const_expr	3, 1	15	20	0.101	0.114	0.036
	4	conditional_expr	3, 1	13	26	0.102	0.125	0.035
	5	loop_collapsing	3, 2, 1	18	21	0.115	0.145	0.005

Table 2: Experiments of Validation of Loop Vectorization preceded by Enabling Transformations. Col. 3 - Applied transformations for the test case (1 - loop vectorization, 2 - loop collapsing, 3 - loop distribution, 4 - loop unrolling).

allelizing transformations by parallelizing compilers. Our experimental section indicates encouraging results for some non-trivial benchmarks for both the transformations. The present work can be extended in future along the following directions: 1. validation of other parallelizing transformations such as software pipelining applied by parallelizing compilers, 2. localizing faulty application of enabling transformations when more than one of them are applied.

ACKNOWLEDGEMENT

We sincerely thank Dr. Debarshi Kumar Sanyal for helping us communicating this paper.

REFERENCES

- Allen, J. R., Kennedy, K., Porterfield, C., and Warren, J. (1983). Conversion of control dependence to data dependence. In *Proceedings of the 10th ACM SIGACT-SIGPLAN Symposium on Principles of Programming Languages*, POPL '83, pages 177–189, New York, NY, USA. ACM.
- Bandyopadhyay, S., Banerjee, K., Sarkar, D., and Mandal, C. (2012). Translation validation for PRES+ models of parallel behaviours via an FSMD equivalence checker. In *Progress in VLSI Design and Test - 16th International Symposium, VDAT 2012, Shibpur, India, July 1-4, 2012. Proceedings*, pages 69–78.
- Collard, J.-F. and Griebl, M. (1997). Array dataflow analysis for explicitly parallel programs. *Parallel Process*ing Letters, 07(02):117–131.
- Griebl, M. and Lengauer, C. (1996). The loop parallelizer loopo. In Proceedings of Sixth Workshop on Compilers for Parallel Computers, volume 21 of Konferenzen des Forschungszentrums Jlich, pages 311–320. Forschungszentrum.
- Karfa, C., Sarkar, D., Mandal, C., and Kumar, P. (2008). An equivalence-checking method for scheduling verification in high-level synthesis. *Computer-Aided Design* of Integrated Circuits and Systems, IEEE Transactions on, 27(3):556–569.
- Krinke, J. (1998). Static slicing of threaded programs. In Proceedings of the 1998 ACM SIGPLAN-SIGSOFT Workshop on Program Analysis for Software Tools

and Engineering, PASTE '98, pages 35–42, New York, NY, USA. ACM.

- Krzikalla, O., Feldhoff, K., Mller-Pfefferkorn, R., and Nagel, W. E. (2011). Scout: A source-to-source transformator for simd-optimizations. In Alexander, M., D'Ambra, P., Belloum, A., Bosilca, G., Cannataro, M., Danelutto, M., Martino, B. D., Gerndt, M., Jeannot, E., Namyst, R., Roman, J., Scott, S. L., Traff, J. L., Valle, G., and Weidendorfer, J., editors, *Euro-Par Workshops (2)*, volume 7156 of *Lecture Notes in Computer Science*, pages 137–145. Springer.
- Kundu, S., Lerner, S., and Gupta, R. K. (2010). Translation validation of high-level synthesis. *IEEE Trans. on CAD of Integrated Circuits and Systems*, 29(4):566– 579.
- Padua, D. A. and Wolfe, M. J. (1986). Advanced compiler optimizations for supercomputers. *Commun. ACM*, 29(12):1184–1201.
- Pouchet, L. (2012). Polybench: The polyhedral benchmark suite. http://www-roc.inria.fr/pouchet/software/ polybench/download/.
- Shashidhar, K. C., Bruynooghe, M., Catthoor, F., and Janssens, G. (2005). Functional equivalence checking for verification of algebraic transformations on array-intensive source code. In *Proceedings of Design, Automation and Test in Europe, 2005. Proceedings*, pages 1310–1315 Vol. 2.
- Verdoolaege, S., Janssens, G., and Bruynooghe, M. (2012). Equivalence checking of static affine programs using widening to handle recurrences. ACM Trans. Program. Lang. Syst., 34(3):11:1–11:35.