Analytical Model of SSD Parallelism

Jinsoo Yoo¹, Youjip Won¹, Sooyong Kang¹, Jongmoo Choi², Sungroh Yoon³ and Jaehyuk Cha¹

¹Department of Computer and Software, Hanyang University, Seoul, Korea
²Dankook University, Yongin, Korea
³Seoul National University, Seoul, Korea

Keywords: Flash, SSD, Parallelism, Simulation, Modeling.

Abstract: SSDs support various IO parallel mechanisms such as channel parallelism, way parallelism, and plane parallelism to increase IO performance. To measure an SSD’s performance in a simulation environment, the simulator has to support the parallel IO operations of an SSD by modeling its internal IO behaviors. In this paper, we developed an analytical model to calculate the IO latency of multi-channel and multi-way architected SSDs. In formulating the IO latency model, we categorized SSDs’ IO types into two operations: single page read/write operations and multiple page read/write operations. With the IO latency model, we can calculate the IO performance of a real SSD, Intel X25-M, with a 3.8% offset.

1 INTRODUCTION

NAND flash based storage, such as an SSD, made its way to main storage device in all types of computing devices, e.g., smartphones, TVs, PCs, and servers (Wong, 2013). An SSD is a complex device consisting of flash chips, micro-controller, e.g., ARM, memory, which is DRAM or SRAM, and host interface, e.g., SATA or PCIe. The software component of an SSD is called Flash Translation Layer (FTL). It is responsible for (i) translating a logical address into physical address, (ii) evenly distributing the wear-outs, and (iii) consolidating the invalid pages. In designing an SSD, it is very important that all design parameters, e.g., the number of channels, the number of ways, physical page size, address translation algorithms, garbage collection algorithms, etc., are determined, properly incorporating the interactions among these components and the SSDs’ workload characteristics (or target usage).

There exist a number of approaches in predicting the behavior of an SSD under various design parameters: analytical formulation (Desnoyers et al., 2012), trace driven simulation (Agrawal et al., 2008), (Kim et al., 2009), (Cho et al., 2012), virtual machine based simulation (Yoo et al., 2013), and FPGA based prototyping (OpenSSD, 2011). Virtual machine based simulation (Yoo et al., 2013) provides the benefits of both methods. The hardware configurations, e.g., the number of channels/ways and DRAM size, and software algorithms, e.g., address mapping and garbage collection algorithm, can be changed in a versatile manner. It also enables users to examine the host performance with reasonable accuracy. VSSIM emulates the real time performance of an SSD (X-25M) within a 5% error rate (Yoo et al., 2013).

A key technical ingredient is how to introduce the proper I/O latency in an “algorithmic way. An SSD consists of a number of physical components, e.g., NAND chips, bus, micro-controllers. These components work independently (or in a synchronized manner) which yields multiple concurrent activities in the device. A latency of an I/O request is governed by the concurrent processing of this I/O request among a number of SSD components. This work focuses on developing an efficient way of modeling the concurrent behavior of SSD components. Instead of emulating the individual components, e.g., NAND flash chips, as a thread, we developed an elaborate delay model to compute the latency for a given IO command. The proposed delay model enables us to emu-
late the parallel behaviors of SSD components without modeling each component with a thread.

By allocating a thread to each individual component, we can easily model the concurrent behaviors and their interactions with other SSD components. However, the lock contentions and the context switch overheads can become significant and can negatively affect the emulator accuracy. For example, to emulate Intel X25-M SSD (Intel, 2009), which has 10 channels and 2 ways, there can be as many as 30 threads to model 20 flash planes and 10 channels of X25-M.

In this work, we developed an analytical model that calculates IO delays in multi-channel/multi-way SSDs. The proposed delay model precisely computes the latency of a read (or write) request which is serviced by multiple NAND flash chips across the channels and ways. This model enables an emulator to emulate the parallel behavior of SSD components using a single thread. For example, when receiving an IO request, the thread calculates IO latency with our latency model and imposes a proper amount of delay using busy waiting method. This way, a single thread IO emulator can be implemented without a multi-threaded method. When we compared the result of our IO latency model with a real SSD, Intel X25-M, the IO latency model showed less than a 3.8% error rate.

2 BACKGROUND

![Diagram of an SSD](image)

Figure 1: Organization of an SSD (4 channels, 2 ways).

Figure 1 shows the internal block diagram of an SSD with 4 channels and 2 ways. Through host interface (SATA, PCIe, etc.), the SSD receives IO commands which include the starting sector number (512Byte per a sector) and the sector length. The IO request from the host is enqueued in the command queue and the accompanying data is stored in the device buffer. This device buffer is often called the write buffer (Kim and Ahn, 2008). The firmware of the SSD locates the NAND flash blocks to where the incoming IO request is directed and issues an IO command to the respective NAND controllers.

![Diagram of internal NAND flash memory](image)

Figure 2: Internal Architecture of NAND Flash Memory (Samsung, 2006).

**Flash Memory Read and Write:** Figure 2 shows the internal architecture of Samsung NAND flash memory (Samsung, 2006). Flash memory consists of multiple pages and each page is 2 ∼ 8KByte in size. Flash memory conducts erase operations in units called a block which consists of multiple pages. The set of blocks that use the same register to transfer data is called a plane. In a write operation, flash controller writes data to a register. After the register write is done, the data in the register is programmed in a free page in flash memory. Read operations are processed in the opposite direction of write operations. In a read operation, flash memory reads data from a flash page and writes it to a register. When it is completed, the flash controller takes the data through a channel.

SSDs exploit various levels of IO parallelism, such as plane parallelism, channel parallelism, and way parallelism, to boost up the I/O performance and to hide latency of flash write and read operations.

![Diagram of plane parallelism timing](image)

Figure 3: Plane Parallelism Timing Diagram.

**Plane Parallelism:** The internal IO behavior of flash memory can be implemented in parallel by using multiple registers at the same time. In Figure 2, flash memory can process 2-page IOs in parallel. After sending data to a register in Plane 0, the flash controller transfers second data to a register in Plane 1. As the registers share the same channel, the flash controller cannot access the two registers at the same time. After each data transfer from the flash controller to a register is completed, each plane starts programming the data in a free page in each plane. Since the data transfer time between the flash controller and a register (82usec for Samsung NAND flash (Samsung, 2006)) is much shorter than the programming time
of the flash page (900 \( \mu \text{sec} \) for Samsung NAND flash (Samsung, 2006)), the two-page programming operation can be conducted in parallel. This is called ‘plane parallelism’. Figure 3 shows the timing diagram of plane parallelism. Plane parallelism can also be used for read operations.

Both Flash 0 and Flash 2 use Channel 0, the flash controller can implement Page B operation after the end of the register write operation of Page A. Before the start of Page B operation, way switching delay \( W_{\text{way}} \) occurs because Flash 0 and Flash 2 are connected to different ways. After way switching delay, the flash controller transfers Page B data to Flash 2 and then Flash 2 starts page write operation.

By using these kinds of IO parallel methods, SSDs achieve higher IO bandwidth.

### 3 Modeling the Latency

In this section, we developed IO latency models for SSDs that are structured multi channels and multi ways. When developing an IO latency model, we have to consider concurrent IO processing of the SSD. First, we describe the single page IO latency model. Then, we expand the model to the multiple page IO latency model. We define the term IO latency as the time interval between the arrival of the IO command from the host to the device and the time when the I/O device sends the IO interrupt notifying the completion of an IO command. Terms used in each IO latency model are listed in Table 1.

#### 3.1 Modeling Single Page Write/Read

For a write operation, IO latency varies widely depending on when the device sends completion interrupt. The device can send completion interrupt either when the incoming data is written at device write buffer or when data is stored at NAND flash. In the former case, the write latency is governed by the interface speed and the amount of data to be written. In this work, we focus on the latter case, when the host requests the data to be written to the storage media, e.g., with “\( O \text{DIRECT} \)” option. From the definition, single page write latency of an SSD can be represented by Eq. 1. That is, the total page write time \( W_{\text{page}} \) is a summation of 3 processing times: channel switching delay \( W_{\text{ch}} \), data transfer delay between a flash controller and a flash memory register \( W_{\text{reg}} \), and data programming delay in a free page in a flash memory \( W_{\text{cell}} \).

\[
W_{\text{page}} = W_{\text{ch}} + W_{\text{reg}} + W_{\text{cell}}
\]  

We also define the read latency as the time from the arrival of the read command to the SSD to the time when the SSD sends the IO completion interrupt to the host. Then, using Eq. 1, we can get the single read latency model as Eq. 2. Single page read latency model are listed in Table 1.

\[
W_{\text{read}} = W_{\text{ch}} + W_{\text{reg}} + W_{\text{cell}}
\]
latent \( R_{page} \) is the aggregation of channel switching delay \( R_{ch} \), NAND page read delay \( R_{cell} \), and register read delay \( R_{reg} \).

\[
R_{page} = R_{ch} + R_{reg} + R_{cell} \tag{2}
\]

### 3.2 Write Operations

![Figure 7: Sequential Write Timing Diagram.](image)

A host request can include more than one page I/O request. For example, when a 512KByte SATA write command is received, an SSD with 4KByte page size operates 128 page writes. When multiple page write requests are received, a multi-channel/multi-way structured SSD concurrently processes the operations by utilizing IO parallelism. Figure 7 illustrates a timing diagram of each flash memory behavior in processing multiple page write requests.

When an SSD uses channel parallelism, way parallelism, and plane parallelism, we denote the maximum number of pages that can be processed in parallel at the same time as \( \rho \). In other words, an SSD can process \( \rho \) page writes in a one cycle. In each cycle, a flash memory which deals with \( 1 \sim \rho \) page IOs is denoted as \( FM_1 \sim FM_{\rho} \). First, the flash controller sends a page write request to \( FM_1 \) and channel switching delay \( W_{ch} \) is imposed. After that, a register write delay \( W_{reg} \) occurs followed by NAND page write delay \( W_{cell} \). The summation of these operation times is a one page write time of the SSD and is denoted as \( W_{page} \). After channel switching delay for \( FM_1 \) has occurred, the flash controller writes data to the register in \( FM_1 \) while sending another page write request to \( FM_2 \). Before data is written to \( FM_2 \), channel switching delay also occurs. This is because \( FM_1 \) and \( FM_2 \) are used in different channels. In the same way, after channel switching delay for \( FM_2 \) has occurred, the flash controller sends another page write request to the next flash memory. The flash controller repeats this process until it sends a page write request to \( FM_{\rho} \). Figure 7 shows the start of the second cycle after the first cycle is done. To start the first write operation of second cycle at \( FM_1 \), the write operation of \( FM_1 \) should be completed. The waiting time of the second cycle before starting the first page write operation is denoted as \( t_{wait} \) which is formulated as Eq. 3.

\[
t_{wait} = \begin{cases} 
W_{page} - W_{ch} \times \rho & \text{if } W_{page} > W_{ch} \times \rho \\
0 & \text{otherwise}
\end{cases} \tag{3}
\]

If the single page writing time \( W_{page} \) is sufficiently short, \( t_{wait} \) becomes 0 and the second cycle can start its first page write operation without waiting.

The processing time for a cycle is the time from the start of first page write of a cycle to the start of first page write of the next cycle. It is denoted as \( t_{cycle} \) and can be calculated as Eq. 4.

\[
t_{cycle} = W_{ch} \times \rho + t_{wait} \tag{4}
\]

![Figure 8: Sequential Write Timing Diagram (2).](image)

Timing diagram of the last cycle \( n \) is shown in Figure 8. In some cases, the number of IOs conducted in the last cycle can be less than \( \rho \) and then is denoted as \( N_{\text{remain}} \). From Figure 8, we can easily get the processing time of the last cycle as follows:

---

<table>
<thead>
<tr>
<th>Represent</th>
<th>Description</th>
<th>Represent</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>( S_{\text{page}} )</td>
<td>Page size</td>
<td>( N_{\text{plane}} )</td>
<td>The number of planes per flash</td>
</tr>
<tr>
<td>( W_{ch} / R_{ch} )</td>
<td>Channel switching delay for write / read</td>
<td>( \rho )</td>
<td>The maximum number of IOs per cycle</td>
</tr>
<tr>
<td>( W_{reg} / R_{reg} )</td>
<td>Register write / read delay</td>
<td>( S_{\text{file}} )</td>
<td>File size</td>
</tr>
<tr>
<td>( W_{cell} / R_{cell} )</td>
<td>NAND write / read delay</td>
<td>( S_{\text{record}} )</td>
<td>Record size</td>
</tr>
<tr>
<td>( W_{\text{page}} / R_{\text{page}} )</td>
<td>1 Page write / read delay</td>
<td>( N_{\text{page}} )</td>
<td>The number of pages per record</td>
</tr>
<tr>
<td>( N_{\text{ch}} )</td>
<td>The number of channels</td>
<td>( N_{\text{cycle}} )</td>
<td>The number of cycles per record</td>
</tr>
<tr>
<td>( N_{\text{way}} )</td>
<td>The number of ways</td>
<td>( N_{\text{remain}} )</td>
<td>The number of IOs in the last IO cycle</td>
</tr>
</tbody>
</table>

Table 1: Parameters in the SSD IO Performance Modeling.
Using Eq. 5, we can calculate \( t_{record} \), which represents the processing time of a host write request. For a write request, the number of cycles that an SSD has to repeat is denoted as \( N_{cycle} \). Then, \( t_{record} \) is calculated as follows:

\[
t_{record} = t_{cycle} \times (N_{remain} - 1) + t_{cycle, last}
\]

\[
= (W_{ch} \times \rho + t_{wait}) \times (N_{cycle} - 1) + W_{page} \\
= W_{ch} \times (\rho \times (N_{cycle} - 1) + N_{remain} - 1) + t_{wait} \times (N_{cycle} - 1) + W_{page}
\]

Because \( \rho \times (N_{cycle} - 1) + N_{remain} \) equals the total number of pages in a record, \( N_{page} \), we can get the write latency model, \( t_{record} \), as follows:

\[
t_{record} = W_{ch} \times (N_{page} - 1) + t_{wait} \times (N_{cycle} - 1) + W_{page}
\]  

\( (6) \)

3.3 Read Operations

We can define the read latency model as the same way we did for the write latency model. Using Eq. 6, the read latency model can be formulated as Eq. 7.

\[
t_{record} = R_{ch} \times (N_{page} - 1) + t_{wait} \times (N_{cycle} - 1) + R_{page}
\]

\( (7) \)

In some cases, Eq. 7 can be further simplified. Figure 9 shows such a case. An important feature in this case is that there is no waiting time \( t_{wait} \) when a cycle changes. This results from the NAND read operation being much faster than the NAND write operation (50\( \mu \)sec for a read operation vs. 900\( \mu \)sec for a write operation in Samsung NAND flash (Samsung, 2006)). In this case, \( t_{wait} \) in Eq. 7 becomes 0 and the read latency model is simplified as \( t_{record} = R_{ch} \times (N_{page} - 1) + R_{page} \).

Figure 9: Sequential Read Timing Diagram.

4 EXPERIMENT

In this section, we validate the accuracy of the IO latency models with a real SSD, Intel X25-M. Using analytical models, we calculated the IO performance of an SSD that is configured the same way as X25-M under various workloads. Then, we measured the IO performance of X25-M performing the same workloads and compared both results. Next, we compared the theoretical performance with VSSIM SSD simulator (Yoo et al., 2013). From this experiment, we are assured that the IO latency models can be used in VSSIM as an IO emulator module.

4.1 Validation with X25-M

To validate the single page IO latency model (Eq. 1, Eq. 2) and write/read latency model (Eq. 6, Eq. 7), we compared the theoretical performance from the latency models with the measured performance of X25-M. Table 2 shows the SSD configurations of X25-M. The performance of the NAND flash memory used in X25-M is described in Table 3. For X25-M, channel switching delay for read operation is 16\( \mu \)sec (Yoo et al., 2011) and channel switching delay for write operation is 33\( \mu \)sec (Yoo et al., 2011). When writing or reading data with X25-M, we used \( O_{DIRECT} \) option and opened X25-M as a raw device to minimize the filesystem interference and to measure the NAND page write/read IO latency of the SSD.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>PAGE_SIZE</td>
<td>4 KByte</td>
</tr>
<tr>
<td>SECTOR_SIZE</td>
<td>512 Byte</td>
</tr>
<tr>
<td>FLASH_NB</td>
<td>20</td>
</tr>
<tr>
<td>BLOCK_NB</td>
<td>4096 blocks</td>
</tr>
<tr>
<td>PAGE_NB</td>
<td>256 pages</td>
</tr>
<tr>
<td>CHANNEL_NB</td>
<td>10</td>
</tr>
<tr>
<td>WAY_NB</td>
<td>2</td>
</tr>
<tr>
<td>PLANE_PER_FLASH</td>
<td>2</td>
</tr>
<tr>
<td>Sequential Read</td>
<td>250 MByte/sec</td>
</tr>
<tr>
<td>Sequential Write</td>
<td>70 MByte/sec</td>
</tr>
<tr>
<td>Sequential 4KByte Read</td>
<td>35,000 IOPS</td>
</tr>
<tr>
<td>Sequential 4KByte Write</td>
<td>6,600 IOPS</td>
</tr>
</tbody>
</table>

Table 2: Intel X25-M SSD Specifications.

We compared the result of single page write/read latency model with the IO performance of X25-M. The workload consisted of writing (or reading) a 512MByte file with page size in a random offset. For calculating single page IO performance, we used Eq. 1 for single page write latency and Eq. 2 for single page read latency. In calculating analytical performance, we adjusted NAND programming delay.
Table 3: NAND Flash Memory Specifications Used in Intel X25-M (29F32G08CAMC1).

<table>
<thead>
<tr>
<th>Memory Operation</th>
<th>Delay (usec)</th>
</tr>
</thead>
<tbody>
<tr>
<td>REG_WRITE_DELAY</td>
<td>82</td>
</tr>
<tr>
<td>REG_READ_DELAY</td>
<td>82</td>
</tr>
<tr>
<td>CELL_PROGRAM_DELAY</td>
<td>900</td>
</tr>
<tr>
<td>CELL_READ_DELAY</td>
<td>50</td>
</tr>
<tr>
<td>BLOCK_ERASE_DELAY</td>
<td>2000</td>
</tr>
</tbody>
</table>

(W\text{\scriptsize{cell}}, 900\text{usec}) and NAND read delay (R\text{\scriptsize{cell}}, 50\text{usec}) to 940\text{usec} and 140\text{usec}, respectively, to account for the performance degrade of X25-M used in the experiment which become worn out by intensive IO tests (Dijkstra, 1982). Table 4 shows the theoretical performance of the single page IO latency model and the measured performance of X25-M. The error rates of single page latency model were 0.5% and 1.0% for write and read operations, respectively.

<table>
<thead>
<tr>
<th>Workload</th>
<th>Delay Model</th>
<th>X25-M</th>
<th>Error</th>
</tr>
</thead>
<tbody>
<tr>
<td>Write</td>
<td>947.9 IOPS</td>
<td>944.6 IOPS</td>
<td>0.5%</td>
</tr>
<tr>
<td>Read</td>
<td>-42.01 IOPS</td>
<td>-4158.0 IOPS</td>
<td>1.0%</td>
</tr>
</tbody>
</table>

Table 4: Single Page Write/Read Latency Model Validation with X25-M (Filesize 512MByte, Record size 4KByte, raw device, O\text{\scriptsize{DIRECT}}).

Using write workloads that cause multiple page write requests, we validated the accuracy of the write latency model (Eq. 6). The workloads consisted of writing a 512MByte file sequentially with record sizes of 512KByte, 256KByte, 128KByte, 64KByte, 32KByte, 16KByte, 8KByte, and 4KByte. In Eq. 6, we adjusted NAND programming delay, W\text{\scriptsize{cell}}, from 900\text{usec} to 940\text{usec} to account for the wear level of the actual X25-M used in the experiment. Figure 10 shows the performances based on the write latency model versus actual X25-M. The predicted results from our model differed from the actual results by 4%.

The read latency model showed more accurate results than the write latency model. To validate the read latency model, 8 sequential read workloads were performed: the workloads consisted of reading a 512MByte file sequentially with record sizes of 512KByte, 256KByte, 128KByte, 64KByte, 32KByte, 16KByte, 8KByte, and 4KByte. In calculating the theoretical performance with Eq. 7, we adjusted NAND read delay, R\text{\scriptsize{cell}}, from 50\text{usec} to 140\text{usec} to account for the performance degrade level of the actual X25-M used in the experiment. Figure 11 shows the results. For sequential read workloads, the difference between our models calculations and the actual results were within 1.3%.

From the validation results with X25-M, we confirmed that the read/write latency models precisely describe the parallel IO processing of an SSD.

4.2 Validation with VSSIM

We compared the IO performance from IO latency models with that from VSSIM SSD Simulator (Yoo et al., 2013) using the same SSD configurations. Thereby, we confirmed that our IO latency model can be used as an IO emulator in an SSD simulator. VSSIM is a virtual machine based SSD simulator which can measure the host performance operating on top of the simulator. With VSSIM, a user can specify a virtual SSD which processes IO requests based on its configurations.

VSSIM consists of QEMU, SSD module, and RAMDISK. A guest OS installed on QEMU regards the RAMDISK allocated in main memory as an SSD. The architecture of VSSIM SSD module is shown in Figure 12. SSD module is composed of FTL module, IO emulator module, and SSD monitor. FTL module
maintains mapping information between logical page address and physical page address. IO emulator manages IO behavior of SSDs by generating IO latency. SSD monitor shows the SSD performance information to users by graphic user interface.

For validating IO latency models with VSSIM, we used 4 workloads: sequential write/read and random write/read. For sequential IO workloads, we wrote and read a 512Mbyte file sequentially with a 512Kbyte record size. For random IO workloads, we wrote and read a 512Mbyte file in random offset with a 4KByte page size. The virtual SSD in VSSIM was configured the same way as X25-M specifications. The same configurations were also used in IO latency models. Linux guest OS is installed on VSSIM and the IO performance is checked on the Linux. The performance results from VSSIM and the IO latency models on the 4 workloads are shown in Figure 13 and Table 5.

![Figure 13: IO Latency Model Validation with VSSIM.](image)

<table>
<thead>
<tr>
<th></th>
<th>VSSIM</th>
<th>IO Model</th>
<th>Error</th>
</tr>
</thead>
<tbody>
<tr>
<td>Seq Read</td>
<td>211.9 MB/s</td>
<td>220.3 MB/s</td>
<td>4.0%</td>
</tr>
<tr>
<td>Seq Write</td>
<td>67.3 MB/s</td>
<td>65.7 MB/s</td>
<td>2.4%</td>
</tr>
<tr>
<td>Rand Read</td>
<td>4235.1 IOPS</td>
<td>4201.7 IOPS</td>
<td>0.8%</td>
</tr>
<tr>
<td>Rand Write</td>
<td>880.6 IOPS</td>
<td>947.9 IOPS</td>
<td>7.6%</td>
</tr>
</tbody>
</table>

Table 5: IO Latency Model Validation with VSSIM.

Compared with VSSIM, the IO latency models showed sequential read and write performances with 4.0% and 2.4% offset, respectively, and random read and write performances with 0.8% and 7.6% offsets, respectively. From the validation results, we confirmed that the IO latency models can be used in IO emulator to impose proper amount of delay.

5 RELATED WORK

Analytic modeling of write performance (Desnoyers, 2012) provides block cleaning performance in terms of the Write Amplification Factor (WAF): the ratio between the number of page writes that happen in an SSD. Although this work provides a precise closed-form solution for the block cleaning performance for LRU and greedy collection algorithm, it cannot be used to predict the IO latency of SSDs.

There has been much research on simulating the performance of SSDs or flash memory. One of the SSD simulators is NANDFlashSim (Jung et al., 2012). NANDFlashSim simulates a single flash memory and can configure a page size, IO latency, the number of dies in a flash memory, and the number of planes. It supports various IO modes such as cache mode, internal data move mode, multi-plane mode, and interleaved mode. NANDFlashSim uses local clock domain, and all flash memories are synchronized with it. At every clock, NANDFlashSim checks the progress of each flash memory and changes its state. Because NANDFlashSim only simulates flash memory, it cannot measure the performance of SSDs using channel, way, and plane parallelism.

CPS-SIM (Lee et al., 2009) can simulate SSDs that use channel parallelism. Similar to NANDFlashSim, CPS-SIM is a clock-driven simulator, which synchronizes its state machine with local clock. For IO processing, each flash memory is managed by a finite state machine. CPS-SIM checks each flash memory for the completion of IOs and changes its state. For higher accuracy of the simulation result, clock-driven simulators have to use higher clock frequency. At the same time, clock driven simulators need enough clock intervals to check and change the state of every flash memory. These conflicting needs make it difficult for clock-driven simulators to guarantee the accuracy of their simulation results.

There are simulators that provide a virtual flash device in a main memory, such as NANDSim (NANDSim, 2008) and Flash Disk Simulator (El Maghraoui et al., 2010). A host uses virtual devices as a primitive flash memory or as a block device. This enables us to check the performance of the host, which operates on top of the virtual devices. However, the simulators only simulate a flash memory. Thus, we cannot get IO performance of an SSD, which utilizes multi-channel and multi-way parallelism. Flash-DBSim (Jin et al., 2009) also provides a virtual flash device to upper layer. Flash-DBSim creates a virtual flash disk in memory which is managed by MTD (Memory Technology Device) module. MTD Module supports interfaces for Flash Translation Layer (FTL) to manipulate the virtual flash disk. Unlike NANDSim, Flash-DBSim uses a trace as workload. Because Flash-DBSim only simulates a flash memory, it cannot test various IO parallelism supported in an SSD.
Trace driven SSD simulator is also widely used to examine the internal behavior of SSDs. DISKSim SSD Extension (Agrawal et al., 2008) and Flashsim (Kim et al., 2009) are developed to simulate an SSD based on DiskSim (Bucy et al., 2008). With these simulators, users can configure the number of flash memories, the number of planes per flash memory, the page read/write latency, a page size, a block size, etc. However, these simulators calculate the SSD performance without imposing IO processing delay, which means that they cannot be used to observe the host IO performance in real time.

6 CONCLUSION

In this work, we developed an analytical model that calculates the IO latency of an SSD. For modeling, we considered concurrent IO processing of an SSD, such as channel parallelism, way parallelism, and plane parallelism. We classified SSDs’ IO types into single page read/write request or multiple page read/write request and developed IO latency model for each IO type. Compared with the performance of a real SSD, Intel X25-M, the latency models showed less than a 4% error rate in various workloads. We also proved that the IO latency models can be used in an SSD simulator by validating their results with VSSIM. The IO performances calculated by our analytical models were close to the simulation results of VSSIM with a 0.8% ~ 7.6% offset. Using the IO latency models, SSD simulators can calculate and impose the desired amount of IO latency for an IO request. Thus, the simulator can simulate the IO performance of multi-channel and multi-way SSDs without using multithreaded methods.

ACKNOWLEDGEMENTS

MLC SSD: This work is sponsored by IT R&D program MKE/KEIT. [No. 10035202, Large Scale hyper-MLC SSD Technology Development].

REFERENCES


