Keywords: Timed Sequence Diagram, State Diagram, Formal semantics, CSP+T, Timed Traces, Timing Constraints.

Abstract: Having an objective of achieving a formal characterisation of Sequence Diagrams (UML-SD) as a means for Embedded Real-Time software systems (ERTS) development and validation, this paper introduces a CSP+T-based timed trace semantics for most concepts of SD. A trace is sequence of events, which gives the necessary expressiveness to capture the standard interpretation of UML SD. Timed SD (TSD) depict work flow, message passing and gives a general view of how system’s components cooperate over time to achieve a result. Such sequence, often called an scenario, also represents a part of the system behaviour and a possible execution of a state machine. State machines and SD are used as complementary models for describing system behaviour.

1 INTRODUCTION

Embedded Real-Time software systems, such as industrial control systems or automotive systems, get progressively more complex. Often, major sources of the complexity are interactions between the distributed system components. The Unified Modelling Language (UML) (Selic and J., 1998) has become the de-facto standard for modelling systems. The version 2.0 (OMG, 2004) of the UML enhances the possibility of modelling complex and hierarchical interactions. It provides flexible and powerful constructs and operators to express conditions, parallel execution, repetition and hierarchy. Sequence Diagrams (SD) are defined in the UML 2.0 for specifying interaction between communicating objects represented by lifelines and they are used in a number of different stages during ERTS development process. It is important that the precise meaning of SD is well understood by all the stakeholders of a system under development; in other words, there is a need for a well-defined semantics of SD. Having as objective to achieve a formal characterization of SD as a means for ERTS development and validation, this paper introduces a CSP-based timed trace semantics for most concepts of SD.

2 RELATED WORK

There are several other formal trace semantics interpretations of SD that have been considered before. In (Haugen, 2005) STAIRS addresses all the operators to combine fragments of SD with different behavior. The temporal view of SD is not complemented with richer timing expressions than the standard UML annotations. This approach can be considered complementary with our work, since our approach tends to integrate SD with other UML 2.0 analysis artifacts, such as state machine, in order to yield an integrated dynamic object-oriented model of an ERTS according to the development process proposed in (Capel et al., 2005). The work of X.Li et al (Li et al., 2004) presents a formal semantics of SD in the context of a class diagram that is also formalized. The dynamic semantics of a conceptual system model is captured by a classical flat deterministic state machine. By giving a formal semantics to both SD and state machine, it can be checked whether an SD realizes a use case of the system conceptual model. No temporal view of the SD or the state machine is addressed there. Other general contributions based on the formalization of the dynamic model that describes the behavior of different types of systems have been carried out in the OMT’s dynamic model (Cheng, 2002) and UML’s
state machine diagrams (Cobben et al., 1998) none of the above referred, gives an integrated view of the system under development from the different complementary views that are used in ERTS development. This paper considers SD as a formal vehicle to represent interaction and timing constraints between event occurrences within the system behavior. An SD can be interpreted as a set of timed traces which represents an scenario that captures how a system’s component behaves over time. On the other hand, to determine the existence of temporal consistency between different system submodels, SD gives a global view of the system under development from the different complementary views that are used in ERTS development.

3 TIMED SEQUENCE DIAGRAM SEMANTICS

3.1 Static Semantics

A Timed UML sequence diagram is a tuple \( SD = (O, M, TC) \), where:

- \( O \) is a finite set of objects
- \( M \) is a finite set of messages \( M = (O_s, O_r, m, t_s, t_r) \);
  - With, \( O_s \) is the sender objects and \( O_r \) is the receiver objects of the message \( m \).
  - \( t_s \) is time of message sending and \( t_r \) is the time of the message reception with \( t_s < t_r \).
- \( TC \) is a set of timing constraints \( d_t \) corresponds to the passing message duration.

3.2 Dynamic Semantics

A UML sequence diagram has two dimensions: the vertical dimension represents time, and the horizontal represents different objects. Each object is assigned a column, the messages are shown as horizontal labelled arrows. The dynamic semantic of sequence diagrams in this paper is interpreted as a trace-based process of CSP+T (Zic, 1994). The interaction of Fig.1 is almost the simplest interaction there is only one message from one lifeline to another, the time of the sending \( (m_1) \) and receiving event \( (m_1) \) is marked by the sending time \( t_s \) and receiving time \( t_r \) respectively.

![Figure 1: Simple Sequence Diagram.](image1)

Fig.1 is represented by CSP+T trace:
\[
S_0 = <m_1, t_{s1}, t_{r1}> = <m_1, t_{s1}>. <m_1, t_{r1}>
\]

![Figure 2: Message Sequencing.](image2)

In Fig.2, after sending \( m_1 \), the component \( c_1 \) cannot send any other message until the component \( c_2 \) have received it. Thus, \( t_{s2} \) must be greater than \( t_{r1}(t_{s2} > t_{r1}) \). This is mapped to a CSP+T trace:
\[
S_1 = <m_1, t_{s1}, t_{r1}>. <m_2, t_{s2}, t_{r2}>
\]

![Figure 3: Ref Tag.](image3)

Fig.3, is represented by a CSP+T trace:
\[
S_1 = S_0 m_2 = <m_1, t_{s1}>. <m_1, t_{r1}>
\]
\[
\times <m_2, t_{s2}>. <m_2, t_{r2}>
\]

Fig.4, shows how the conditional execution in UML 2.0 is presented using a tag alt and diving the body of the control into multiples subregions by horizontal dashed lines. Only the messages of one of the subregions can be executed. This SD represents the behavior defined by the union of the sequence trace of both.
subregions. Fig4 is mapped to the trace sequence:

\[ S_2 = m_2 | m_1 \]

\[ = \langle t_1, t_1, t_1 \rangle | \langle t_2, t_2, t_2 \rangle \]

\[ = (\langle ! m_1, t_2 \rangle \rightarrow \langle ? m_2, t_1 \rangle) | (\langle ! m_2, t_2 \rangle \rightarrow \langle ? m_1, t_1 \rangle) \]

The above operator must be understood as an exclusive or. The tag *par* represent the parallel execution where the body of the control operator is divided into multiple subregions by horizontal dashed lines, each subregions represents an independent computation that interleaves its events and actions. When the control operator is entered, all of the subregions execute concurrently. Concurrency is should be interpreted here as indistinguishable from non-determinism. The execution of the message in each subregion is sequential, but the relative order of messages in parallel subregions is completely arbitrary.

This semantics is given in CSP+T by:

\[ S_3 = (\langle ! m_1, t_1 \rangle \rightarrow \langle ? m_1, t_1 \rangle) \]

\[ \langle ! m_2, t_2 \rangle \rightarrow \langle ? m_2, t_2 \rangle \rangle \cup (\langle ! m_2, t_2 \rangle \rightarrow \langle ? m_1, t_1 \rangle) \]

In Fig.6, we introduce another construct called iterative execution, represented by a loop tag; the body of the loop is executed n times, repeatedly.

The semantics of this operator in CSP is given by:

\[ S_4 = (m_1 \cdot m_2)^n \]

\[ = (\langle ! m_1, t_1 \rangle \rightarrow \langle ? m_1, t_1 \rangle \rightarrow \langle ! m_2, t_2 \rangle \rightarrow \langle ? m_2, t_2 \rangle)^n \]

### 4 SOUNDNESS WITHIN TEMPORAL CONSISTENCY

State machine and sequence diagrams have been widely used in RTS design. State machine are used for describing the behavior of each component. On the other hand, a sequence diagram shows possible interactions between components, it is a structured representation of components behaviour as a series of sequential steps over time. It is used to depict work flow, message passing and gives a general view of how components cooperate over time to achieve a result. Such sequence, often called a scenario, also represents a part of the system behaviour and a possible execution of a state machine. State machine and SD are used as complementary models for describing system behaviour.

Setting up a correct system requires to guarantee the temporal consistency of its specification. A SD gives a general view of the interaction between components. Hence, it can be used as a tool to schedule the message passing as well as time restriction over time between each system components and its environment.

How the timing Constraints are established in a sequence Diagram:

1. The origin of time in each lifeline is marked by capturing the time occurrence of the first event reception in a sequence diagram lifeline.
2. Within an interaction between two components: the sender transmits a message and it suspends
until it receives an acknowledgment from the receiver.

3. Each message \( m \) sent between two components has a time duration \( d \), which refers to the time

(a) Thus, The time of receiving event \( (t_{re}) \) must be greater than a time of the sending event \( t_{s} \).

\[ t_{s} + d + t_{re} > t_{s} \]

(b) while the interval \( t_{s} + t + d + d_{ack} \equiv I(d + d_{ack}, t_{s}) \) lasts, the sender remains suspended.

Hence, in this time interval the sender can not engage in any other communication, i.e., either sending or receiving any events.

4. In the interval \( I(d_{ack}, t_{re}) \) the receiver(component \( B \)) can not accept to establish any other communication through the port \( P_{2} \).

By transforming SDs to state diagrams we guarantee that the time constraint specified in SD are really met by the state machine associated to the components in that SD. A sequence diagram implying \( N \) objects are transformed systematically into \( N \) objects state machine, when we transform a sequence diagram into a set of timed traces and the state machine into a set of processes applying the rules established in our previous work (Benghazi et al., 2007) and then to set of timed traces, we can prove and therefore, to prove the consistency between both diagrams as well.

In the timed sequence diagram Fig.7 the message \( m_{0} \), initializes a system, \( t_{0} \), mark the time origin of the system and \( T_{0} \) represents the initialization duration. Thus, the sending time of the first message \( m_{1} \) sent by \( A \) must be greater to \( t_{0} + T_{0} \), this constraint is represented in state machine as the specification interval by the CSP + T term, \( I(T, t_{0} + T_{0}) \rightarrow !m_{1} \). The sending time or reception time of the next message \( m_{2} \) must be greater than \( t_{1} + d + d_{ack} \), which is the time of the rendez-vous termination, with \( d \) the time duration between the sending and the reception event. These constraints are imported to the state machine as CSP + T statements: \( I(T, t_{1} + d + d_{ack}) \rightarrow !m_{2} \) and \( I(T, t_{2} + d_{ack}) \). see Fig.8

![Figure 8: Communicating Extended State machines.](image)

5 CONCLUSIONS

One aim of this work is to assign a precise meaning to component interactions that arise in standard UML-RT diagrams, such as the SD ones. We have firstly given a timed trace semantics with CSP+T annotations to UML 2.0 SD and then a set of transformation rules, which allows to check behavioural consistency between SD and state machine. The systematic derivation of state machines from a SD can be also obtained as another product of our technique. Validation techniques based on systematic checking, like temporal consistency checking can be addressed with our approach as well. The long vision of our work is to integrate the timed SD into our RTS development methodology proposed in previous works (Benghazi et al., 2007); thus, we plan to use the SD in different phases, i.e., analysis, design and verification of a system development cycle.

REFERENCES


