A REAL TIME GESTURE RECOGNITION SYSTEM FOR MOBILE ROBOTS

Vanderlei Bonato¹, Adriano K. Sanches¹, M.M. Fernandes²
João M. P. Cardoso³, E. D. V. Simoes², Eduardo Marques¹

¹Institute of Mathematics and Computing Sciences, University of São Paulo
São Carlos, Brasil

²University Metodista of Piracicaba - UNIMEP; Piracicaba, São Paulo

³Faculty of Sciences and Technology: University of Algarve
Campus de Gambelas 8000 117; Faro Portugal

Keywords: Robotics, FPGA, SoC, Vision System, Gesture Recognition, RAM-Based Neural Network.

Abstract: This paper presents a vision system to be embedded in a mobile robot, both of them implemented using recon
figurable computing technology. The vision system captures gestures by means of a digital color camera, and
then performs some pre-processing steps in order to use the image as input to a RAM-based neural network.
The set of recognized gestures can be defined using the system on-chip training capabilities. All the above
functionality has been implemented in a single FPGA chip. Experimental results have shown the system to
be robust, with enough performance to meet real-time constraints (30 fps), and also high efficiency in the
recognition process (true recognition rate of 99.57%).

1 INTRODUCTION

Mobile robots have been the central focus of many re
search works in recent years, dealing with the uncer
tainty associated with the environment and the data
received via sensors. In this context, machine learn
ing and probabilistic models are important advances
able to deal with the computational complexity in
volved (Thrun et al., 2000).

Specialized hardware is an attractive solution to im
plement robots with real-time constraints. The use of
FPGAs (Field-Programmable Gate Arrays) is a flexi
ble alternative to implement complex models, as the
hardware functionality can be changed according to
the task to be executed (Oldfield, 1995). It can also be
argued that FPGAs are able to execute image pro
cessing algorithms with speed comparable to graph
ics processing custom chips (Zemcik, 2002). How
ever, designing and programming such a specialized
hardware can still be very complex, which has moti
vated us to propose a tool for the design of recon
figurable robots (Gonçalves et al., 2001) (Gonçalves
et al., 2003). The approach needs modular hardware
units that are then allocated at the exact time they are
needed. The hardware generated is based on softcores
and special purpose RPUs (Reconfigurable Process-
ing Units), as seen in Figure 1. A softcore is a pro
cessor core described in a hardware description lan
guage. The software image to be executed might in
clude invocations to RPU functionalities. The RPUs
are stored in a library of functional units (RPUs reposi
tory), and can be organized in a way that best suits
a given application. The RPUs can be manually de
signed hardware units or architectures to implement
specific computational structures, obtained using an
architectural synthesis tool (Cardoso and Neto, 2003).

This paper presents the design and implementation
of an RPU for real time gestures recognition, which
can be used as a human-robot communication inter
face. By doing so it is possible to interact with a robot
in a non-conventional way, which could be useful in
particular situations (e.g. robots designed to assist
disabled people). This gesture recognition unit will
be incorporated to the tool presented above, and could
be used not only to recognize gestures, but also as a
basis for other applications requiring image patterns
recognition. The structure of the main modules of the
robot currently being developed is shown in Figure 2,
along with the interactions among them. The vision
processing module corresponds to the RPU presented
in this paper.

This paper is organized as follows. Section 2 ex-
2 A ROBOT VISION SYSTEM

Computer vision systems for human-robot interaction have evolved significantly in the past decade. However, most of them are not robust yet, have low performance, and so are not suitable to be used in embedded systems with real time constraints (Turk, 2004). Most of the previous work in this area delivers the right functionality (Waldherr et al., 2000), but not as an embedded device. The system presented in this paper seeks to address this issue.

The structure of the vision system is shown in the blocks diagram of Figure 3. The structure consists of a pipeline of functional blocks for image processing operations, which are executed in parallel. The system is implemented as a SoC, which allows the gestures recognition system to operate in real time. Each of those blocks is responsible for an image processing step, such as image capturing, RGB to HSI color conversion, image segmentation, image filtering and compression, and finally the centering of the image. These pre-processing steps are performed prior to the actual neural network gesture recognition (shown in section 3).

The integration of the vision system to the robot is done by means of two communication buses: the configuration bus, used to configure FPGA structures, and the data bus used to send the interpreted gestures to the robot control module.

In the next subsections we describe in more details
the image pre-processing steps of the vision system.

Figure 3: Vision system blocks diagram

2.1 Image Capturing

The images used by the gestures recognition system are captured by a C3188A digital camera, which uses an ov7620 CMOS image sensor (Electronics, 2004). This kind of sensor integrates all the functionalities of a digital camera in a single integrated circuit, allowing for reduced size, low cost, and low power consumption (Rowe, 2002). Those are important parameters for the design and implementation of mobile autonomous robots. The camera is able to sustain a rate of images equals to 30 frames per second (fps). The resolution of gray shade images is 640x480 pixels, while RGB color images have a resolution of 320x240 pixels. That camera is shown in Figure 4.

Figure 4: CMOS C3188A Camera - 1/3”

The camera configuration is done through the image sensor by using the communication protocol I²C (Philips, 2003). The configuration parameters are stored in a register set, which can be read or written through a communication port. Several parameters can be configured, like fps rate, noise compensation, and image saturation, among others. In our vision system the configuration is done via the Camera Control block (Figure 3).

2.2 Pixels Reading

The data sent by the camera are interpreted by the Pixel Read block (Figure 3). The data are sent through a 16-bit bus, containing information about the R.G. and B values of each pixel, and also synchronization signals. Based in these, the block reads the pixel and associates its address to the image.

The R, G, B values and address of each pixel are then sent to the following block of the system, which converts the RGB color scheme into HSI. The interpretation of pixels is performed in real time. As an example, Figure 5 shows an RGB image representing the “GO” gesture. This and other images presented have been generated by the FPGA hardware implementation described in this paper. In order to capture those images, an Ethernet based communication system between the system and a PC has been implemented. In addition to capturing images, the interface also served as a debugging interface.

Figure 5: RGB (320x240 pixels)

2.3 RGB-HSI Conversion

In this operation the Red, Green, and Blue pixel representation of the RGB scheme are changed into the corresponding HSI representation, which uses the Hue, Saturation, and Intensity components. This method is frequently used in image processing systems because the HSI pixel components are independent from each other (as opposed to RGB’s), and so individual operations can be applied to them (Russ, 1995). In addition, the separation of the I component makes the image less sensitive to brightness variations of the working environment.

The RGB-HSI conversion can be considered a complex operation in this domain (Gonzalez and Woods, 1992). The complexity of the conversion is due to a trigonometric function that is required to obtain the H value (Equation 1). The implementation of that function in FPGAs demands a significant amount of logical elements to implement the corresponding algorithms. A simplified method to obtain the H component from an RGB representation is presented by Bajon apud Swenson (Swenson, 2002), as shown in Equation 2. This Equation does not use any trigonometric function, and so is simpler to be implemented in hardware. The I and S components can be obtained through Equations 3 and 4, respectively, which are also easily implemented in hardware. Figure 6 shows the H, S, and I values (gray shades) for an RGB image obtained with our vision system.
H = \cos^{-1}\left[\frac{2(r - \frac{1}{2}) - \frac{1}{2}(b - \frac{1}{2}) - \frac{1}{2}(g - \frac{1}{2})}{\sqrt{\frac{1}{4}(r - \frac{1}{2})^2 + (b - \frac{1}{2})^2 + (g - \frac{1}{2})^2}}\right]

(1)

H = \begin{cases} \frac{a-b}{a+b} & \text{if } r = g = b \\ \frac{b-g}{a+b} + \frac{1}{3} & \text{if } b = \min(r, g, b) \\ \frac{r-g}{a+b} + \frac{2}{3} & \text{if } g = \min(r, g, b) \\ \frac{a-r}{a+b} + \frac{1}{3} & \text{if } r = \min(r, g, b) \end{cases}

(2)

I = \frac{r + g + b}{3}

(3)

S = 1 - 3 \times \min[r, g, b]

(4)

\[ f(x, y) = \begin{cases} 1 & \text{if } [T_1 \leq f(i, j) \leq T_2] \\ 0 & \text{otherwise} \end{cases} \]

(5)

2.4 Image Segmentation

The Segmentation Block is responsible for the transformation of a HSI image into a binary representation. A number of HSI segmentation techniques have been proposed, being differentiated basically by the way each technique relates the H, S, and I components (ChiZhang, 2000) (Cummings et al., 2003). The vision system presented in this paper implements two segmentation techniques, being the first one based on the value of the H component, and the second one based on the H, S and I values. Both techniques use Equation 5, with f(i,j) representing the values of H, S, or I, and T1,T2 the inferior and superior thresholds, respectively. These ones determine when a pixel belongs to a region of interest, being constant values empirically defined. The results of this Equation are binary values and they are attributed to the f(x,y) position on the segmented image, that correspond to the f(i,j) position.

Using the first technique, the result of Equation 5 are the pixels that constitute the segmented image. In the second technique, the pixels are obtained from a logical AND operation applied to the H, S, and I values resulting from Equation 5. In this work the best results were obtained by using the first technique, therefore it is the one that has been adopted. It should be noticed that the H component depends basically on the skin color of the user interacting with the robot. For this reason, gestures are obtained using the internal part of the hand, as this part of the body has only small variations in color, which helps to avoid further system calibrations. The results of a segmentation operation based on the H value is shown in Figure 7.

2.5 Image Filtering and Reduction

As already said, the image obtained from the segmentation block is in binary format, with a resolution of 320x240 pixels, and having binary value equal to 1 for the hand region, and equal to 0 otherwise. However, it is still possible that some pixels are incorrectly identified, which is mainly due to noise. For the removal or attenuation of those wrong pixels, a filter is applied, based on information about the vicinity of the pixel in analysis. In addition to the filtering operation, the image resolution is changed from 320x240 to 32x24 pixels, in order to reduce the number of inputs to the neural network. In our systems all of the image pixels are connected to the neural network. Both functions described are implemented through the functional block Filter and Image Compression, which uses Equation 6. Given an image region by f(x+m,y+n), with 0 < m,n < 10, it is verified if more than 60% of those pixels have binary value equal to 1. If true, all that region is converted into a single pixel having binary value 1. These parameters have been determined from the analysis of several simulation results. The operation serves not only
to reduce the image, but also as a filter. This is so because usually only that region (the hand) presents more than 60% of pixels with binary value 1, and by doing so the "false" hand pixels can be eliminated.

For the noises removal, we have done some experiments using morphologic operations, in this case erosion followed by dilation, which characterize the opening morphologic technique (Costa and Cesar Jr., 2000). We have found that the results resemble those obtained by using Equation 6. As a result, the opening technique has not been adopted because it demands more processing time, which can compromise the overall system performance. An example of the results of this functional block can be seen in Figure 8.

\[
g(x, y) = \begin{cases} 
1 & \text{if } \sum_{m=0}^{M-1} \sum_{n=0}^{N-1} f(x + m, y + n) \geq 60 \\
0 & \text{otherwise}
\end{cases}
\]

Figure 8: Segmented image with noise (a) and Reduced without noise (b)

### 2.6 Segmented Region Centring

The function of the Image Centralization block is to translate the region containing the hand to the centre of the image. This translation is important in order to standardize its position, which helps to increase the neural network efficiency rate. The operation is performed by calculating the difference between the centre of mass of the hand region and the centre of the image. The translation is done based on the result of this computation. The centre of mass is obtained by means of Equations 7, 8, and 9 (Gonzalez and Woods, 1992). The difference between both centres (hand and image) is obtained by using Equation 10.

\[
\text{Coord}_x = \sum_x \sum_y x f(x, y) \\
\text{Coord}_y = \sum_x \sum_y y f(x, y)
\]

\[
X_c = \frac{\text{Coord}_x}{\text{Area}} \\
Y_c = \frac{\text{Coord}_y}{\text{Area}}
\]

\[
\text{Diff}_x = \frac{32}{2} - X_c \\
\text{Diff}_y = \frac{24}{2} - Y_c
\]

Figure 9: Original image (a) and After translation (b)

### 3 NEURAL NETWORK FOR GESTURES RECOGNITION

The gestures interpretation is accomplished through a RAM-based neural network (n-tuple classifier), which is implemented in the FPGA. This is a weightless neural network, operating on binary data only, and so facilitating its implementation in hardware (Austin, 1998). The gestures that are used to command the robot’s actions are made by the user, determining the following commands:

- Halt
- Go
- Go Back
- Left 90\(^\circ\)
- Left 45\(^\circ\)
- Right 90\(^\circ\)
- Right 45\(^\circ\)

These commands are shown in Figure 10, with images generated from our FPGA implementation. The first column exhibits the images obtained from the camera, and the second one shows the corresponding images supplied to the neural network, after the pre-processing steps described in Section 2. Gestures can be changed or added according to user requirements, using the system on-chip training capabilities. Once the system is initialized, it waits for one of the valid gestures to start executing a navigation command. When a gesture is recognized, the corresponding action is performed until other valid gesture is detected by the system.
The neural network used by our vision system is implemented as the structure depicted in Figure 11. It is composed by memory cells (neurons represented by N) addressed by the input data. The input data is in the form of a 768-bit vector (32x24 pixels), which represents a gesture after the pre-processing stages. For each pattern there are 96 neurons of 256 bits each (8-input neurons), each of them addressed by 8 pixels of the image. Pixels linked to the neurons input are connected in random fashion by means of the Random Address Table. During the training phase, a given gesture is associated to a group of neurons, and all the cells selected by the address generated from the pixels combination are set to a binary value 1. For each gesture pattern there is an specific set of neurons. The recognition is accomplished through the sum of all neurons output signals counter, which is associated to the corresponding pattern.

4 EXPERIMENTAL RESULTS

This section presents some experimental results related to the vision system described in this paper, in particular resources, performance and efficiency figures. Before doing so, we present an overview of the hardware and software resources employed.

The development of the system has been done using Altera Quartus II V3.0, an EDA (Electronic Design Automation) tool for FPGA development. The hardware platform is composed of a Nios-Stratix development board (Altera, 2004), featuring an EP1S10F780C6 FPGA. This reconfigurable device contains 10.570 logical elements, and 920 Kbits of RAM memory.
The data of Table 1 shows the resources required for the FPGA implementation of the vision system. This information was obtained from the compilation reports supplied by the EDA tool. It should be noticed that the neural network, in spite of being mainly composed of memory cells, uses a significant amount of logical elements in comparison to other blocks of the system. This is due to the implementation of an internal bus capable of supplying all the image input bits in parallel, a crucial feature for the system performance.

All blocks of the system are able to process at least 30 frames per second, which is the maximum rate supported by the camera. As only 27.94% of the FPGA capacity is used, it should be possible to add new image processing functions to the vision system, if required by other applications.

Table 1: Resources usage: RAM Memory (Mem), Logical Elements (LE), and fraction of Logical Elements used (LE(%)); Base: EP1S10F780C6 FPGA

<table>
<thead>
<tr>
<th>Blocks</th>
<th>Mem (Kbits)</th>
<th>LE</th>
<th>LE (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Camera Control</td>
<td>0</td>
<td>71</td>
<td>0.67</td>
</tr>
<tr>
<td>Pixel Read</td>
<td>0</td>
<td>84</td>
<td>0.79</td>
</tr>
<tr>
<td>RGB2HSI</td>
<td>0</td>
<td>684</td>
<td>6.47</td>
</tr>
<tr>
<td>Segmentation</td>
<td>0</td>
<td>33</td>
<td>0.31</td>
</tr>
<tr>
<td>Filter and Compression</td>
<td>5</td>
<td>252</td>
<td>2.38</td>
</tr>
<tr>
<td>Image Centralization</td>
<td>1</td>
<td>180</td>
<td>1.70</td>
</tr>
<tr>
<td>Neural Network</td>
<td>229</td>
<td>1650</td>
<td>15.61</td>
</tr>
<tr>
<td>Total</td>
<td>235</td>
<td>2,954</td>
<td>27.94</td>
</tr>
</tbody>
</table>

On the Table 2 is presented the performance results archive for each blocks of the system. The RGB2HSI block is the slowest (31.88 frames per second), because it needs implementing operation like division and multiplication and a complex hardware is necessary for compute these equations.

Table 2: Performance of the system blocks: Operation Frequency (OF), Image Size (IS) or Number of Neuron (**), and Frames per Second (FS); Base: EP1S10F780C6 FPGA

<table>
<thead>
<tr>
<th>Blocks</th>
<th>OF (MHz)</th>
<th>IS</th>
<th>FS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Camera Control</td>
<td>269.11</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Pixel Read</td>
<td>422.12</td>
<td>320x240</td>
<td>1374</td>
</tr>
<tr>
<td>RGB2HSI</td>
<td>16.88</td>
<td>320x240</td>
<td>31</td>
</tr>
<tr>
<td>Segmentation</td>
<td>109.79</td>
<td>320x240</td>
<td>1429</td>
</tr>
<tr>
<td>Filter and Compression</td>
<td>48.89</td>
<td>320x240</td>
<td>212</td>
</tr>
<tr>
<td>Image Centralization</td>
<td>18.50</td>
<td>32x24</td>
<td>3437</td>
</tr>
<tr>
<td>Neural Network</td>
<td>73.48</td>
<td>96**</td>
<td>382708</td>
</tr>
</tbody>
</table>

The efficiency of the recognition process has been evaluated in order to determine if the hit rate is satisfactory. During the process, we have found that the number of samples used during the training phase of the neural network plays a significant role in the final results.

To determine that 50 samples of each gesture are enough, the values of the neural network counter for each recognition operation were analyzed. The neural network model used in this system allows the counter to vary between 0 to 95, the greatest value determining the winner pattern of the recognition process. By analyzing the difference between counters, it was concluded that using less than 50 samples in the training process results in small differences between the winner pattern and the others. This clearly indicates a low confidence degree. On the other hand, using more than 50 samples for training tends to saturate the neural network, as a large number of counters become close to the maximum value. This also reduces the confidence degree.

Once defined the number of samples for training, the efficiency test was performed. The system was trained to recognize 7 gestures, all of them represented by the internal part of hand, as seen in Section 3. A total of 700 gestures were presented to the system (100 of each type), where variation of the distance and inclination of the hand in front of the camera was made to turn the system more reliable. For each of them it was verified if the recognition was correct, wrong, or not possible. After several testing runs it was concluded that 50 samples of each gesture are enough to obtain 99.57% of hit rate. One of the main reasons to achieve this efficiency level is the translation of a gesture to the centre of the image sent to the neural network. The results of this analysis can be seen in Table 3. The True Recognition column shows the percentage of correct interpretation of the gesture, while the False Recognition column shows the percentage of the gestures wrongly interpreted. Finally, the column labeled No Recognition shows the rate of unrecognized gestures.

5 CONCLUSION

In this paper we have shown a real time gesture recognition system for mobile robots, implemented as a SoC using FPGA technology. The main task of the system uses a RAM-based Neural Network to recognize seven gestures. The primary motivation for the development of this vision system is its integration to a mobile robot intended to help people with disabilities and requiring alternative communication interfaces. The resulting system showed to be robust, allowing the high performance required for real-time processing (30fps). This performance could
Table 3: Recognition rates for seven gestures: True Recognition (TR), No Recognition (NR), and False Recognition (FR)

<table>
<thead>
<tr>
<th>Gestures</th>
<th>TR (%)</th>
<th>NR (%)</th>
<th>FR (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Halt</td>
<td>100</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Go</td>
<td>100</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Go Back</td>
<td>99</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Right 90°</td>
<td>100</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Left 90°</td>
<td>100</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Right 45°</td>
<td>99</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Left 45°</td>
<td>100</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td><strong>Total</strong></td>
<td><strong>99.57</strong></td>
<td><strong>0</strong></td>
<td><strong>0.43</strong></td>
</tr>
</tbody>
</table>

only be achieved by means of parallel processing of functional blocks, which allows operations to be pipelined. The system efficiency is also high, with a true recognition rate of 99.57% for the 7 gestures used in the experimental analysis. These can be changed or extended by means of the system on-chip training capabilities.

REFERENCES


