loading
Documents

Research.Publish.Connect.

Paper

Paper Unlock

Authors: Bassem Ouni 1 ; Ikbel Belaid 1 ; Fabrice Muller 1 and Maher Benjemaa 2

Affiliations: 1 University of Nice Sophia-Antipolis, France ; 2 University of Sfax, Tunisia

ISBN: 978-989-8425-48-5

Keyword(s): Reconfigurable zones, Hardware tasks, FPGA, Placement and mapping, Optimization problem, Bees algorithm.

Related Ontology Subjects/Areas/Topics: Embedded Communications Systems ; Real-Time Systems ; Telecommunications

Abstract: The dynamic and partial reconfiguration in FPGA with heterogeneous resources is a challenge for the next years. It allows reconfiguring a specific hardware zone in FPGA while maintaining the activity of the remaining circuit’s part. This paper introduces a new approach about how to solve the problem of placement of the hardware tasks on the recent reconfigurable technology using the honey Bees Algorithm. This approach aims at performing a good placement by maximizing the efficiency of the used resources and reducing the task’s reconfiguration overheads. Experimental results show that the proposed method can perform a good placement of hardware tasks on the device by optimizing significantly the parameters of the cost function in terms of resources and execution time.

PDF ImageFull Text

Download
Sign In Guest: Register as new SciTePress user now for free.

Sign In SciTePress user: please login.

PDF ImageMy Papers

You are not signed in, therefore limits apply to your IP address 54.164.198.240

In the current month:
Recent papers: 100 available of 100 total
2+ years older papers: 200 available of 200 total

Paper citation in several formats:
Ouni B., Belaid I., Muller F. and Benjemaa M. (2011). PLACEMENT OF HARDWARE TASKS ON FPGA USING THE BEES ALGORITHM.In Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems - Volume 1: PECCS, ISBN 978-989-8425-48-5, pages 498-505. DOI: 10.5220/0003361804980505

@conference{peccs11,
author={Bassem Ouni and Ikbel Belaid and Fabrice Muller and Maher Benjemaa},
title={PLACEMENT OF HARDWARE TASKS ON FPGA USING THE BEES ALGORITHM},
booktitle={Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems - Volume 1: PECCS,},
year={2011},
pages={498-505},
publisher={SciTePress},
organization={INSTICC},
doi={10.5220/0003361804980505},
isbn={978-989-8425-48-5},
}

TY - CONF

JO - Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems - Volume 1: PECCS,
TI - PLACEMENT OF HARDWARE TASKS ON FPGA USING THE BEES ALGORITHM
SN - 978-989-8425-48-5
AU - Ouni B.
AU - Belaid I.
AU - Muller F.
AU - Benjemaa M.
PY - 2011
SP - 498
EP - 505
DO - 10.5220/0003361804980505

Login or register to post comments.

Comments on this Paper: Be the first to review this paper.